Single-Rotator Latent Space Switch for Network Complexity Reduction

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current wide-coverage data networks face performance degradation due to their multi-hop nature, where paths from source to destination traverse numerous routing nodes, leading to structural complexity and increased costs. Simplifying the network structure and reducing network diameter is necessary to facilitate high-quality broadband services.

Innovation Solution

A single-rotator latent space switch with N inlets and outlets, N inlet and outlet selectors, and memory devices, which cyclically connects each inlet to each outlet during a repetitive time frame, ensuring efficient data transfer and reducing switching delays by using transposed connections and a master controller for temporal multiplexing and demultiplexing control signals.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Area of stationary object

If multi-hop packet-switching networks are used to achieve wide coverage, then network coverage is improved, but network performance degrades due to cumulative performance degradation across numerous routing nodes

Engineering Contradiction:
Improvenetwork coverageVSAvoidnetwork performance
Core Design Contradiction:
Area of stationary objectVSReliability

Solution Approach 1:

The network is segmented into core switching nodes with large dimensions that handle multiple connections simultaneously, reducing the number of intermediate nodes traversed. This segmentation allows wide coverage to be maintained while minimizing the cumulative performance degradation that occurs in traditional multi-hop networks.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent introduces a spatial dimension to network switching by implementing switching nodes of large dimensions that can establish multiple paths concurrently. This dimensional expansion allows the network to bypass the linear multi-hop structure, reducing the effective path length and intermediate nodes while maintaining wide coverage.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

2Reliability

If switching nodes of large dimensions are employed to reduce network diameter, then network performance is improved, but device complexity increases

Engineering Contradiction:
Improvenetwork performanceVSAvoidswitching node complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

Multiple switching functions are merged into a single integrated switching node structure. The patent combines input ports, output ports, and switching logic into unified nodes that can handle multiple connections simultaneously, reducing the overall number of discrete components needed while achieving large-dimensional switching capability.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The switching nodes are designed with universal functionality to handle various types of connections and data flows through a single structure. This multi-functionality allows the nodes to operate efficiently across different network scenarios without requiring specialized complex hardware for each function, thereby improving performance while controlling complexity.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS9154255B2Single-rotator latent space switch with an external controller
Publication Date: 2015.10.06 BESHAI MAGED E
  • US9154255B2 patent drawing
  • US9154255B2 patent drawing
  • US9154255B2 patent drawing

AI summary

A latent space switch based on a single rotator and an array of memory devices is disclosed. The switch interfaces with external nodes through a set of access ports. The rotator has a set of inlets and a set of outlets with each inlet connecting to each outlet during a time frame organized into time slots. During each time slot, an inlet alternately connects to an access port and a memory device while a transposed outlet of the inlet alternately connects to the same memory device and another access port. Multiple temporal multiplexers submit upstream control messages from the access ports to a multi-port master controller. Multiple temporal demultiplexers distribute downstream control messages sent from the master controller to the access ports.