Single-Sided Gate Driver Architecture for Narrow Bezel Displays
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional gate driver on array (GOA) driving architectures face challenges in narrowing bezels and achieving consistent discharge times, leading to issues like bright and dark lines in displayed images due to signal differences between the front and tail ends of drive wires.
Innovation Solution
A single-sided driving architecture is implemented, where odd-numbered and even-numbered-stage shift registers are positioned on opposite sides of the display panel, allowing for simultaneous discharge of gate lines by pull-down circuits, ensuring equal discharging effects at both ends and reducing the circuit area and power consumption.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Length of moving object
If a conventional gate driver on array (GOA) driving architecture is used, then the display panel can be driven, but the wiring under a narrow bezel becomes more difficult and signal difference between front end and tail end of drive wire increases
Solution Approach 1:
The gate driver is segmented into multiple shift register units distributed across different regions of the display panel. Each shift register unit independently drives a portion of the gate lines, which divides the long drive wire into shorter segments. This segmentation reduces the signal difference between front end and tail end of each drive wire segment, enabling narrow bezel design while maintaining signal consistency.
2Area of stationary object
If a conventional single-sided gate driving architecture is used, then the circuit area may be reduced, but discharge time becomes inconsistent due to signal difference between front end and tail end
Solution Approach 1:
The gate driving architecture transitions from a single-sided linear arrangement to a multi-dimensional distributed configuration. Shift register units are placed at multiple positions including both ends and intermediate regions of the gate lines. This spatial redistribution in multiple dimensions enables simultaneous discharge from multiple points, ensuring consistent discharge time across the entire gate line while maintaining compact circuit area.
3Length of stationary object
If the drive wire length is increased to cover the entire gate line, then all gate lines can be driven, but signal difference between front end and tail end increases causing bright and dark lines
Solution Approach 1:
The drive wire is segmented into multiple shorter wire segments, each connecting to a distributed shift register unit. This segmentation reduces the maximum wire length from the full gate line length to a fraction thereof, minimizing signal degradation and voltage drop. As a result, display uniformity is maintained across the entire gate line coverage area without bright or dark lines.
Data Source
Figure 1
Figure 2
Figure 3
AI summary
A display panel (100) includes multiple gate lines (G1-G10) and a gate driver (120). The gate driver includes multiple shift registers (SR1-SR10, 200). Each of the shift registers includes a pull-up circuit (210), a driving circuit (220), and a pull-down circuit (230). The pull-up circuit charges a first node (NQ) in the shift register. The driving circuit is coupled to the first node, and outputs, according to a voltage signal of the first node, a driving pulse signal (G[n]) to a corresponding gate line. The pull-down circuit is coupled to the driving circuit, and discharges one of the gate lines according to the voltage signal of the first node. The shift register includes a first shift register (SRI) provided on a first side and a second shift register (SR2) provided on a second side. The pull-down circuit in the first shift register discharges a gate line corresponding to the second shift register according to the voltage signal of the first node.