Single Switching Regulator Power Distribution for Multiple IC Domains
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing power distribution systems in portable electronic devices face challenges in reducing power loss and scaling high voltage switches, which complicates layout and routing, and increases chip area consumption.
Innovation Solution
A power manager integrated circuit (PMIC) with a switching regulator and controller that selectively reduces current flow to power domains during low power events, using a single regulator to provide regulated power supplies to multiple domains, thereby reducing leakage current and eliminating the need for additional gating resources.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If multiple high voltage regulators are used to provide power to different power domains, then power requirements of various embedded circuit structures can be satisfied, but chip area consumption increases significantly
Solution Approach 1:
A single high voltage regulator is designed to serve multiple power domains through selective current flow control. The regulator can dynamically enable or disable current flow to different power domains based on their power requirements, allowing one regulator to perform the function of multiple regulators would otherwise be needed.
Solution Approach 2:
The system dynamically controls current flow to different power domains using switching elements that can rapidly enable or disable power delivery. This dynamic control allows the regulator to adapt to changing power requirements of different circuit structures without requiring separate dedicated regulators for each domain.
2Loss of energy
If switching power supplies are used to disable power to embedded circuit structures, then power consumption is reduced, but layout and routing complexity increases
Solution Approach 1:
The power delivery system is segmented into controllable current flow paths to different power domains. By dividing the power distribution into separate controllable branches, the system can independently manage power flow to each domain, reducing overall power loss while maintaining manageable layout complexity through structured organization.
3Loss of energy
If high voltage switches are used to control power distribution, then power consumption is reduced, but the switches become difficult to scale with smaller semiconductor devices
Solution Approach 1:
The system uses controlled current flow paths as intermediaries between the high voltage regulator and power domains. Instead of requiring high voltage switches at each power domain, the patent employs current flow control mechanisms that can be more easily scaled with smaller semiconductor devices while still achieving effective power management.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The PMIC effectively reduces leakage current to less than 100 nanoamperes, conserves power, and simplifies the design process by eliminating the need for additional components, while allowing state retention in a single power domain and reducing overall costs.
Implementation Method 1
A power manager integrated circuit (PMIC) with a switching regulator and controller that selectively reduces current flow to power domains during low power events
Data Source
AI summary
A device is disclosed that includes a first pin to supply power to a first power domain of an integrated circuit, a second pin to supply power to a second power domain of the integrated circuit, a switching regulator and a controller. The switching regulator is coupled to the first pin to provide a first regulated power supply to the first power domain and is coupled to the second pin to provide a second regulated power supply to the second power domain. The controller is coupled to the first pin and to the second pin to selectively reduce current flow to at least the second pin during a low power event.