Single Transistor Sub-Word Line Drivers for Memory

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional memory devices with multiple transistor sub-word line drivers occupy significant space, consume high power due to multiple phase drivers, and have complex manufacturing processes.

Innovation Solution

Implementing memory systems with single-transistor sub-word line drivers that use a single phase driver, where word lines are coupled to two global word lines to float unselected lines, reducing power consumption and simplifying manufacturing.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If multiple transistor sub-word line drivers are used, then reliable word line control is achieved, but device area and manufacturing complexity increase significantly

Engineering Contradiction:
Improveword line control reliabilityVSAvoidsub-word line driver complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent extracts the essential function of sub-word line drivers by removing redundant transistors. Instead of using multiple transistors per sub-word line driver, the invention uses a single transistor coupled with a main word line driver to achieve the same word line control function, thereby reducing device complexity while maintaining reliability

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The main word line driver is designed to serve multiple functions: it directly drives selected word lines and simultaneously controls unselected word lines through the single transistor sub-word line drivers. This multi-functional approach eliminates the need for separate dedicated drivers for each word line, reducing overall driver complexity

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Ease of operation

If multiple phase drivers are used for sub-word line drivers, then precise phase control is achieved, but power consumption increases

Engineering Contradiction:
Improvephase control precisionVSAvoidpower consumption
Core Design Contradiction:
Ease of operationVSUse of energy by moving object

Solution Approach 1:

The patent merges the phase control function into a single shared phase driver that controls the single transistor sub-word line drivers. Instead of having separate phase drivers for each sub-word line driver, one phase driver manages all transistors, reducing power consumption while maintaining precise phase control through the unified control mechanism

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The single transistor sub-word line drivers automatically respond to the phase control signals from the shared phase driver, eliminating the need for additional dedicated phase control circuitry for each driver. The system uses its existing phase infrastructure efficiently to control the simplified driver structure

Inventive Principle:
Principle #25Self-service

3Reliability

If conventional sub-word line drivers are used, then complete word line isolation is achieved, but manufacturing process complexity increases

Engineering Contradiction:
Improveword line isolationVSAvoidmanufacturing process simplicity
Core Design Contradiction:
ReliabilityVSEase of manufacture

Solution Approach 1:

The invention extracts only the essential isolation function by using a single transistor per sub-word line driver instead of multiple transistors. This simplified structure reduces the number of manufacturing steps and material layers required, making the fabrication process easier while maintaining adequate word line isolation through the single transistor's switching capability

Inventive Principle:
Principle #2Taking out (Extraction)

Data Source

PatentUS20240071469A1Memory with single transistor sub-word line drivers, and associated systems, devices, and methods
Publication Date: 2024.02.29 MICRON TECHNOLOGY INC
  • US20240071469A1 patent drawing
  • US20240071469A1 patent drawing
  • US20240071469A1 patent drawing

AI summary

Memory with single transistor sub-word line drivers, and associated systems, devices, and methods are disclosed herein. In one embodiment, an apparatus comprises a plurality of first sub-word line drivers and a plurality of second sub-word line drivers. Each sub-word line driver of the plurality of first sub-word line drivers is coupled to (a) a first global word line and (b) a corresponding one of a plurality of first local word lines. Each sub-word line driver of the plurality of second sub-word line drivers is coupled to (a) a second global word line different from the first global word line and (b) a corresponding one of a plurality of second local word lines. In addition, individual ones of the plurality of first local word lines are interleaved with individual ones of the plurality of second local word lines.