Single-Wire Interrupt Signaling for Adaptive Data Latency
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional 1-Wire communication protocols require additional MCUs in host devices, leading to increased cost and space usage, and do not adapt data transmission latency to user context, resulting in inefficient data transfer and user experience.
Innovation Solution
A method using interrupt signals with frequency and time differences over a single wire interface, eliminating the need for extra MCUs and allowing adaptive data transmission latency based on user context.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If conventional 1-Wire communication uses polling-based method with dedicated MCU in host device, then data transmission reliability is improved, but device cost and space usage increase
Solution Approach 1:
The patent extracts the dedicated host MCU from the system by implementing interrupt-driven communication where the application processor directly handles interrupts from the peripheral device's MCU. This eliminates the need for an intermediate dedicated host MCU while maintaining reliable data transmission through interrupt-based notification mechanisms.
Solution Approach 2:
The application processor is made multi-functional by enabling it to both handle high-priority tasks and process communication interrupts from the peripheral device. The same processor core serves multiple purposes: executing application code and handling communication protocols, thereby eliminating the need for separate dedicated communication hardware.
2Productivity
If conventional 1-Wire communication reduces data transmission rate, then host application processor has sufficient time to complete high priority tasks, but time consumption for communication increases
Solution Approach 1:
The patent implements periodic interrupt signaling where the peripheral device's MCU sends interrupts at regular intervals to notify the application processor of data availability. This periodic interrupt mechanism allows the application processor to maintain high productivity by being notified only when necessary, rather than continuously polling or waiting, thus reducing communication time consumption.
Solution Approach 2:
The interrupt-driven communication establishes a feedback mechanism where the peripheral device's MCU actively notifies the application processor when data is ready for transmission. This feedback approach ensures that the application processor responds only when needed, optimizing both processor productivity and communication efficiency without requiring rate reduction.
3Device complexity
If conventional 1-Wire communication uses fixed data transmission latency, then protocol simplicity is maintained, but user experience in context-specific applications deteriorates
Solution Approach 1:
The patent introduces dynamic latency adjustment where the data transmission latency is adapted based on the running application context. The system monitors which application is active (e.g., gaming, calculator, messaging) and adjusts the interrupt response latency accordingly, allowing critical applications to receive faster response while maintaining protocol simplicity through a unified interrupt-driven architecture.
Solution Approach 2:
The system changes the latency parameter dynamically based on application context. By monitoring the active application and adjusting the interrupt handling priority and response time, the system optimizes user experience for different contexts without requiring complex protocol changes, maintaining simplicity while achieving adaptability through parameter adjustment.
Data Source
Figure 1A
Figure 1B
Figure 2A
AI summary
Provided are a first electronic device and a second electronic device communicating with the first electronic device on a single wire interface and methods thereof. In an embodiment, the first electronic device includes a memory, and a processor executing an application stored in the memory, the processor being configured to: receive, from the second electronic device, interrupt signals related with a frequency and a time space, over the single wire interface; decode an input data associated with the interrupt signals based on an interrupt protocol table; and provide the decoded input data to the application on the first electronic device.