Word Parity and Block ECC for Single-Word Transmission Errors

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

As computer systems become more complex, existing data transmission protocols often struggle with error detection and correction, leading to increased complexity, cost, and reduced efficiency.

Innovation Solution

The implementation of a data transmission error detection and correction method that utilizes parity bits and error-correcting codes (ECCs) to identify and correct errors in data blocks, ensuring reliable data transmission by determining parity errors and using ECCs to correct single errors within the blocks.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If complex data transmission protocols are used to ensure error immunity, then data transmission reliability is improved, but device complexity and cost increase

Engineering Contradiction:
Improvedata transmission reliabilityVSAvoidprotocol complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The data transmission is segmented into blocks with individual parity bits for each word, allowing localized error detection and correction without requiring complex system-wide protocols. Each word can be independently verified and corrected using its associated parity bit and the block-level ECC.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

An intermediary error correction code (ECC) mechanism is introduced at the block level to coordinate between individual word parity bits. This intermediary layer handles cases where single parity bits are insufficient, providing a balanced approach between simple parity checking and complex comprehensive error correction.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Reliability

If complex error correction protocols are implemented, then data transmission reliability is improved, but system efficiency decreases

Engineering Contradiction:
Improvedata transmission reliabilityVSAvoidsystem efficiency
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

Error correction resources are allocated locally to each word through individual parity bits, enabling quick detection and correction of common single-bit errors without requiring extensive processing. The block-level ECC provides additional protection only when needed, maintaining high efficiency for error-free or simply correctable transmissions.

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

The system applies partial error correction by using simple parity bits for each word, which handles the majority of error cases efficiently. The more complex block-level ECC is applied only when necessary (when parity errors are detected), avoiding the overhead of full complex error correction protocols for all data transmissions.

Inventive Principle:
Principle #16Partial or excessive action

3Reliability

If robust error detection and correction is implemented, then data transmission reliability is improved, but component cost increases

Engineering Contradiction:
Improvedata transmission reliabilityVSAvoidcomponent cost
Core Design Contradiction:
ReliabilityVSEase of manufacture

Solution Approach 1:

The error correction capability is segmented into simple per-word parity bits and a block-level ECC, allowing the use of inexpensive simple parity logic for each word while providing enhanced protection only where needed through the block-level code.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The system uses inexpensive parity bits for each word that can be easily calculated and verified, providing basic error protection at minimal cost. The more expensive block-level ECC is used selectively only when parity errors are detected, optimizing the balance between cost and reliability.

Inventive Principle:
Principle #27Cheap short-living objects (Disposable)

Data Source

PatentUS9054840B2Error detection and correction of a data transmission
Publication Date: 2015.06.09 LENOVO INT LTD
  • US9054840B2 patent drawing
  • US9054840B2 patent drawing
  • US9054840B2 patent drawing

AI summary

Error detection and correction of a data transmission, including: receiving a block of data, where the block includes a predefined number of words, with each word including a parity bit, where the block of data also an error-correcting code (ECC); determining, for each word in dependence upon the parity bit of the word, whether the word of the block includes a parity error; committing each word that does not include a parity error, if only one word of the block includes a parity error: correcting the one word that includes the parity error through use of the ECC of the block and committing the corrected word.