SiP Communications Block Mode Switching
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In System-in-Package (SiP) designs, the transition to sub-32 nanometer technology introduces compatibility issues between low voltage, high speed input/output logic and higher voltage interconnect technologies, leading to pad limited designs and increased resource consumption for porting high speed analog interfaces, which can be mitigated by decoupling digital and analog blocks into separate dies.
Innovation Solution
The arrangement includes a first n-bit block and a second m-bit block, with a controller that switches between a single block mode and dual bit mode, allowing n-bit and m-bit communications to be clocked by separate clock signals, enabling flexible communication modes such as n+m bit communications or separate n-bit and m-bit operations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Device complexity
If digital and analog blocks are integrated on a single die, then device complexity is reduced, but manufacturing precision and fabrication yield deteriorate due to voltage compatibility issues between low voltage I/O logic and higher voltage interconnect technologies
Solution Approach 1:
The system is divided into multiple separate dies: a first die containing digital logic blocks and a second die containing analog/high voltage interconnect blocks. This segmentation allows each die to be optimized for its specific voltage requirements, resolving the compatibility issues between low voltage I/O logic and higher voltage interconnect technologies while maintaining overall system functionality.
Solution Approach 2:
The analog and high voltage interconnect blocks are extracted from the digital die and placed on a separate die. This extraction eliminates the voltage compatibility conflicts that would arise from integrating both digital and analog blocks on the same die, thereby improving fabrication yield while managing device complexity at the system level.
2Manufacturing precision
If separate dies are used for digital and analog blocks, then manufacturing precision and fabrication yield improve, but device complexity increases due to multiple dies requiring coordination
Solution Approach 1:
Multiple separate dies (first die with digital logic, second die with analog blocks) are merged into a single integrated package. This packaging approach manages the complexity of coordinating multiple dies by providing integrated interconnects and clock distribution, thereby improving fabrication yield through separate die optimization while controlling overall device complexity through systematic integration.
Solution Approach 2:
The communication interface between dies is designed with multi-functionality, supporting both single block mode (n+m bit communication) and dual block mode (separate n-bit and m-bit communication) operations. This universal interface design simplifies the coordination between separate dies by providing a flexible communication protocol that can adapt to different operational modes, thereby managing device complexity while maintaining the benefits of separate die fabrication.
3Device complexity
If a single clock signal is used for both n-bit and m-bit blocks, then device complexity is reduced, but adaptability deteriorates when separate clocking is required for independent block operations
Solution Approach 1:
The clock distribution system is designed to be dynamic, allowing the controller to selectively distribute a single clock signal to both n-bit and m-bit blocks when operating in single block mode, or to distribute separate clock signals to each block when operating in dual block mode. This dynamic clocking capability provides adaptability for different operational modes while managing device complexity through controlled signal distribution.
Solution Approach 2:
The controller is configured to pre-establish the clock distribution topology based on the operational mode before data transmission begins. In single block mode, the controller preliminarily configures a shared clock path; in dual block mode, it preliminarily configures separate clock paths. This preliminary action ensures that the clocking architecture is ready for the required adaptability without adding permanent complexity to the device structure.
4Adaptability or versatility
If n-bit and m-bit blocks operate independently with separate clock signals, then adaptability improves for separate communications, but device complexity increases due to multiple clock ports and control logic
Solution Approach 1:
The communication interface is designed with universal multi-functionality to support both single block mode (using a single clock signal for n+m bit communication) and dual block mode (using separate clock signals for independent n-bit and m-bit communication). This universal design provides the necessary adaptability for different operational scenarios while managing device complexity through a unified interface architecture that can operate in multiple modes.
Data Source
AI summary
A circuit includes a first n-bit communications block and a second m-bit communications block. A controller is configured to control mode of operation for the first and second communications blocks. In a first mode, the first and second communications blocks function as a single communications block for n+m bit communications. In a second mode, the first and second communications blocks operate as substantially independent communications block for n bit communications and m bit communications.