SiP Power Path Layout Through Component Backside Surfaces

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

In electronic devices using System-in-Package (SiP) technology, long power routing paths through substrates can result in significant voltage drops, degrading performance, especially as input voltage decreases.

Innovation Solution

The electronic device incorporates a carrier with distinct regions of varying circuit density, featuring a power path that passes through the backside surfaces of components, thereby reducing voltage drop and improving power supply efficiency.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Power

If power routing path through substrate is used, then power can be delivered to components, but voltage drop increases significantly

Engineering Contradiction:
Improvepower deliveryVSAvoidvoltage drop
Core Design Contradiction:
PowerVSLoss of energy

Solution Approach 1:

The patent transitions from traditional planar power routing through the substrate to a three-dimensional vertical power path that passes through the backside surfaces of components. This dimensional change allows power to be delivered directly to components without traversing long horizontal substrate paths, thereby reducing voltage drop while maintaining effective power delivery.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Solution Approach 2:

The patent introduces an intermediary power path structure that connects power sources directly to components through backside surfaces. This intermediary path bypasses the traditional substrate routing mechanism, reducing the harmful voltage drop effect while maintaining the necessary power delivery function.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Productivity

If circuit density is increased in certain regions, then functional integration is improved, but power routing complexity increases

Engineering Contradiction:
Improvecircuit densityVSAvoidpower routing complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The patent divides the device into distinct regions with different circuit densities and implements separate power routing paths for each region. High-density regions receive power through optimized vertical paths, while lower-density regions use traditional routing. This segmentation allows high circuit density without proportionally increasing overall power routing complexity.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent applies different power routing strategies to different regions based on their specific density requirements. High-density regions receive specialized vertical power paths with lower complexity, while other regions use standard routing. This local quality approach ensures that power routing complexity is optimized for each specific region rather than uniformly applied.

Inventive Principle:
Principle #3Local quality

Data Source

PatentUS12213247B2Electronic device
Publication Date: 2025.01.28 ADVANCED SEMICON ENG INC
  • US12213247B2 patent drawing
  • US12213247B2 patent drawing
  • US12213247B2 patent drawing

AI summary

An electronic device is disclosed. The electronic device includes a carrier, a computing element disposed over the carrier, and a first data storage element disposed over the carrier and electrically connected with the computing element through the carrier. The computing element is configured to receive a first power provided from the first data storage element.