Skew Compensation Apparatus for Data-Clock Phase Synchronization

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

As data processing speeds in semiconductor devices increase, there is a need for fast data transmission with low power consumption, particularly in mobile devices, where phase differences between data signals and clock signals can lead to skew issues affecting communication efficiency and power usage.

Innovation Solution

A skew compensation apparatus that includes data receivers with delay circuits and finite state machines, a clock receiver, and a phase controller to correct phase differences between data and clock signals, using phase control signals and multiplexers to synchronize data and clock signals, especially during blank sections between data packets.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If data transmission speed is increased to improve communication efficiency, then productivity is improved, but phase difference between data signals and clock signal increases causing skew issues

Engineering Contradiction:
Improvedata transmission speedVSAvoidphase synchronization
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The patent applies preliminary action by performing phase calibration during a blank section (idle period) between data packets before actual data transmission begins. The phase controller calibrates the phase difference between data signals and clock signal in advance, ensuring synchronization is established before high-speed data transmission starts, thus preventing skew issues during productive transmission.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent implements feedback by using the phase controller to continuously monitor and adjust the phase difference between data signals and clock signal. The phase controller receives feedback about phase misalignment and dynamically adjusts the timing of data receivers or clock signal to maintain synchronization, enabling the system to compensate for phase drift caused by high transmission speeds.

Inventive Principle:
Principle #23Feedback

2Reliability

If phase calibration is performed continuously to maintain synchronization, then reliability is improved, but power consumption increases

Engineering Contradiction:
Improvephase synchronizationVSAvoidpower consumption
Core Design Contradiction:
ReliabilityVSUse of energy by moving object

Solution Approach 1:

The patent applies periodic action by performing phase calibration only during blank sections (idle periods) between data packets rather than continuously. The phase controller utilizes these natural idle periods to perform phase adjustment, and then maintains synchronization during data transmission without additional calibration operations, thus reducing overall power consumption while maintaining reliability.

Inventive Principle:
Principle #19Periodic action

3Reliability

If delay circuits are added to each data receiver to correct phase difference, then reliability is improved, but device complexity increases

Engineering Contradiction:
Improvephase synchronizationVSAvoidcircuit structure
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent applies universality by implementing a shared phase controller that serves all data receivers instead of giving each receiver an independent phase adjustment mechanism. The phase controller centrally manages phase calibration for multiple data receivers, and the delay circuits are controlled in unison, reducing overall system complexity while maintaining synchronization across all receivers.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS9485081B2Apparatus for compensating for skew between data signals and clock signal
Publication Date: 2016.11.01 SAMSUNG DISPLAY CO LTD
  • US9485081B2 patent drawing
  • US9485081B2 patent drawing
  • US9485081B2 patent drawing

AI summary

An apparatus for compensating for a skew is provided between data signals supplied through a plurality of data lines and a clock signal supplied through a clock line. A skew compensation apparatus includes a plurality of data receivers each configured to delay a data signal supplied through a corresponding data line based on associated phase difference data and to output the delayed data signal, a clock receiver configured to receive a clock signal supplied through a clock line, and a phase controller configured to select any one of the plurality of data receivers and to output, to the selected data receiver, a phase control signal configured to correct the phase difference data of the selected data receiver based on the phase difference between a data signal output from the selected data receiver and the clock signal.