Slave Clock Synchronization via Fixed Pulse Indications

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current clock synchronization methods in synchronous networks, such as those using GPS, are inefficient and costly, limiting the development of the industry, and existing precision time protocols like IEEE 1588 do not fully address the need for improved synchronization efficiency.

Innovation Solution

A method for synchronizing clocks in a synchronous network involves a slave clock receiving a synchronization message, calculating path delay, and adjusting its clock time based on the delay, while also detecting abnormal network elements to prevent resource waste, using specific pulse indications and frames to ensure precise time synchronization.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If GPS technologies are used for clock synchronization, then synchronization accuracy is improved, but cost and operational efficiency deteriorate

Engineering Contradiction:
Improvesynchronization accuracyVSAvoidoperational efficiency
Core Design Contradiction:
Measurement precisionVSProductivity

Solution Approach 1:

The patent replaces the GPS-based mechanical/satellite system with a network-based time synchronization system using synchronization messages and delay request mechanisms. This substitution eliminates the need for expensive GPS hardware while achieving comparable synchronization accuracy through protocol-based time adjustment.

Inventive Principle:
Principle #28Mechanics substitution (Replace mechanical system)

Solution Approach 2:

The patent creates a virtual copy of the time synchronization function through software-based protocols. Instead of relying on physical GPS receivers, the system uses message-based time transfer and calculation to replicate the synchronization function, reducing hardware costs while maintaining precision.

Inventive Principle:
Principle #26Copying

2Measurement precision

If GPS technologies are used for clock synchronization, then synchronization accuracy is improved, but cost deteriorates

Engineering Contradiction:
Improvesynchronization accuracyVSAvoidcost
Core Design Contradiction:
Measurement precisionVSEase of manufacture

Solution Approach 1:

The patent replaces expensive GPS receivers with inexpensive network message transmission and processing mechanisms. The synchronization system uses standard network protocols and simple timing calculations instead of costly satellite navigation hardware, dramatically reducing the cost barrier for implementation.

Inventive Principle:
Principle #27Cheap short-living objects (Disposable)

Solution Approach 2:

The patent substitutes the expensive mechanical GPS system with a software-based time synchronization protocol that uses standard network communications. This replacement eliminates the need for costly hardware while maintaining synchronization functionality through message-based time transfer and mathematical calculation.

Inventive Principle:
Principle #28Mechanics substitution (Replace mechanical system)

3Duration of action of stationary object

If clock synchronization operations continue without anomaly detection, then synchronization continuity is improved, but resource waste increases

Engineering Contradiction:
Improvesynchronization continuityVSAvoidresource waste
Core Design Contradiction:
Duration of action of stationary objectVSLoss of energy

Solution Approach 1:

The patent implements a feedback mechanism where the slave clock device detects network element abnormalities and sends notifications to the master clock device. This feedback loop allows the system to identify and respond to network issues, enabling intelligent decision-making about whether to continue synchronization operations or pause to avoid resource waste.

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The patent makes the synchronization operation dynamic by allowing it to be adjusted based on network conditions. The system can transition between active synchronization and paused states depending on detected abnormalities, optimizing resource utilization while maintaining continuity during normal operation.

Inventive Principle:
Principle #15Dynamics

Data Source

PatentEP2288070B1Time synchronizing method, device and system of master clock side and slave clock side in synchronous network
Publication Date: 2019.05.29 HUAWEI TECH CO LTD
  • EP2288070B1 patent drawingFigure 1
  • EP2288070B1 patent drawingFigure 2
  • EP2288070B1 patent drawingFigure 3

AI summary

In the field of communications, a method, device, and system for synchronizing time of a master clock side and a slave clock side in a synchronous network are provided, which are designed to solve a technical problem of time synchronization in the synchronous network. The method for synchronizing time of a slave clock side in a synchronous network includes the following steps. A synchronization message borne in a first downlink frame is received. An entry indicating pulse is generated according to the received first downlink frame, in which a time delay between the entry indicating pulse and a framing byte in the first downlink frame is fixed. First time of the slave clock side is collected according to the entry indicating pulse. A follow-up message borne in a second downlink frame is received, in which the follow-up message carries first time when a master clock side sends the synchronization message. Local time is adjusted according to a difference between the first time of the master clock side and the first time of the slave clock side.