Single Pulse SLC Programming Scheme for Memory Blocks

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing memory systems require multiple programming cycles and verification processes, leading to prolonged programming times due to the need for all memory cells to store data correctly simultaneously.

Innovation Solution

A two-dimensional programming method is implemented, where different bit line or channel voltages are applied to memory cells in different zones of a memory block, allowing for single-pulse program-only operations by identifying and adjusting voltages based on word line zones and bit line positions, thereby skipping verification steps for some memory cells.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If multiple programming cycles and verification processes are performed to ensure all memory cells store data correctly, then programming reliability is improved, but programming time increases

Engineering Contradiction:
Improveprogramming reliabilityVSAvoidprogramming time
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The patent divides the memory block into multiple zones (first zone and second zone) with different programming characteristics. By segmenting the memory space and applying zone-specific programming voltages, the system can program different regions with appropriate parameters, reducing the need for multiple verification cycles across the entire block while maintaining reliability in each zone.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent applies different programming voltages to different zones based on their specific characteristics. The first zone receives a first programming voltage while the second zone receives a second programming voltage, allowing each region to be programmed with locally optimized parameters, thereby improving overall programming efficiency and reducing verification requirements.

Inventive Principle:
Principle #3Local quality

2Manufacturing precision

If multiple programming cycles are performed to program all memory cells correctly, then programming completeness is improved, but programming speed deteriorates

Engineering Contradiction:
Improveprogramming completenessVSAvoidprogramming speed
Core Design Contradiction:
Manufacturing precisionVSProductivity

Solution Approach 1:

The patent segments the memory block into multiple zones that can be programmed independently with different voltages. This segmentation allows the system to program each zone in a single pass with zone-appropriate parameters, ensuring completeness without requiring multiple repeated cycles across the entire block, thereby improving programming speed.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent introduces a spatial dimension to the programming process by dividing the memory block into zones along a physical dimension. This allows simultaneous or sequential programming of different zones with different voltages in a single operation, transforming the traditional single-voltage sequential approach into a multi-voltage parallel-friendly structure that improves speed while maintaining completeness.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Data Source

PatentUS10541031B2Single pulse SLC programming scheme
Publication Date: 2020.01.21 SANDISK TECHNOLOGIES LLC
  • US10541031B2 patent drawing
  • US10541031B2 patent drawing
  • US10541031B2 patent drawing

AI summary

A program circuit may two-dimensionally program data into cells by applying different selected bit line or channel voltages to different bit lines or channels located in different bit line zones of a block during a program operation. The block may be further separated or divided into word line zones. The program circuit may adjust the different bit line or channel voltages as it programs in different word line zones of the block. In accordance with the two-dimensional programming, the program circuit may perform single-pulse program-only SLC program operations.