Slot Format Update Timing for Half Duplex Full Duplex Mode Switching

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current wireless communication systems face challenges in efficiently managing slot format updates for seamless transitions between half duplex (HD) and full duplex (FD) modes, leading to potential dropped communications and reduced throughput due to insufficient preparation time for UE devices.

Innovation Solution

The method involves receiving information indicating a first slot format associated with FD mode and performing communication based on a prior slot format until a configured time period has elapsed, allowing for HD or FD communication according to the updated format, with the time period defined based on processes like DCI decoding, uplink preparation, or bandwidth part switch times.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If slot format updating is performed immediately upon receiving indication information, then the adaptability and responsiveness of the system to mode switching requirements is improved, but the UE device does not have sufficient preparation time, leading to dropped communications and reduced reliability

Engineering Contradiction:
Improveslot format updating responsivenessVSAvoidcommunication reliability
Core Design Contradiction:
Adaptability or versatilityVSReliability

Solution Approach 1:

The patent applies preliminary action by configuring a time period (K0, K1, or K2 values) between receiving the slot format indication and actually applying the new slot format. This allows the UE device to prepare in advance for the mode switching by decoding DCI, preparing uplink transmissions, or switching bandwidth parts before the new slot format takes effect, thus preventing communication drops while maintaining adaptability.

Inventive Principle:
Principle #10Preliminary action

2Reliability

If a time period is configured for UE preparation before slot format application, then the reliability and completion rate of communications are improved, but the delay in applying updated slot formats increases, reducing system responsiveness

Engineering Contradiction:
Improvecommunication completion rateVSAvoidslot format application delay
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The patent applies dynamics by making the time period configurable and adaptable. Different time period values (K0, K1, K2) can be configured based on the specific preparation requirements - whether for DCI decoding, uplink transmission preparation, or bandwidth part switching. This allows the system to dynamically adjust the preparation time based on the specific scenario, balancing reliability improvement with minimizing delay.

Inventive Principle:
Principle #15Dynamics

3Manufacturing precision

If different time periods are configured for different preparation processes (DCI decoding, uplink preparation, bandwidth part switching), then the precision and appropriateness of preparation time allocation is improved, but the device complexity and configuration management increase

Engineering Contradiction:
Improvepreparation time allocation precisionVSAvoidtime period configuration management
Core Design Contradiction:
Manufacturing precisionVSDevice complexity

Solution Approach 1:

The patent applies segmentation by dividing the preparation time into distinct segments corresponding to different preparation processes. Separate time period values (K0 for DCI decoding, K1 for uplink preparation, K2 for bandwidth part switching) are configured for each specific preparation task. This allows precise allocation of preparation time for each process while keeping the configuration manageable through standardized parameter names and clear associations with specific preparation activities.

Inventive Principle:
Principle #1Segmentation

Data Source

PatentUS11991122B2Techniques for application time for slot format updating associated with half duplex and full duplex mode switching
Publication Date: 2024.05.21 QUALCOMM INC
  • US11991122B2 patent drawing
  • US11991122B2 patent drawing
  • US11991122B2 patent drawing

AI summary

Various aspects of the present disclosure generally relate to wireless communication. In some aspects, a user equipment (UE) may receive information indicating a first slot format, wherein the information indicates one or more symbols associated with a full duplex (FD) format. The UE may perform communication based on a second slot format until a time period after the reception of the information indicating the first slot format, wherein the second slot format is prior to the first slot format. The UE may perform at least one of half duplex (HD) communication or FD communication in accordance with the first slot format after the time period has elapsed. Numerous other aspects are described.