SMPS GaN-HEMT Cascode Substrate Connection for Voltage Spike Reduction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
GaN-HEMT/Si-FET cascode devices in power converter circuits experience large voltage spikes (dv/dt) due to high current levels, making control difficult and leading to EMI issues and driver incompatibility, particularly in synchronous DC/DC converters where desired dv/dt is below 50V/ns.
Innovation Solution
The implementation of a switched mode power supply (SMPS) circuit that connects HEMT substrates to a high voltage output node via switches controlled by a controller to reduce dv/dt, using a cascode configuration with Schottky diodes and FETs, and optionally through a voltage divider, to manage voltage spikes during switching operations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Power
If GaN-HEMT/Si-FET cascode devices are used in power converter circuits, then power density and breakdown voltage are improved, but voltage spikes (dv/dt) increase
Solution Approach 1:
The patent introduces an intermediary circuit between the GaN-HEMT/Si-FET cascode device and the load that actively monitors and controls the switching behavior. This intermediary includes a controller that detects voltage spikes and adjusts the switching timing or duty cycle to prevent excessive dv/dt, thereby maintaining the high power density benefits while reducing the harmful voltage spikes through active intervention.
Solution Approach 2:
The patent dynamically changes operating parameters such as switching frequency, duty cycle, or gate drive voltage based on real-time circuit conditions. By adjusting these parameters, the system optimizes the balance between power delivery and voltage spike generation, allowing the GaN-HEMT device to operate at high power density while keeping dv/dt within acceptable limits through parameter optimization.
2Productivity
If switching frequency is increased to reduce component size, then power converter efficiency is improved, but voltage spikes (dv/dt) increase
Solution Approach 1:
The patent employs dynamic switching strategies where the switching frequency and timing are continuously adjusted based on circuit conditions rather than operating at a fixed high frequency. This dynamic approach allows the system to achieve high productivity when needed while reducing dv/dt during critical transitions, effectively decoupling the direct relationship between high switching frequency and voltage spike generation.
Solution Approach 2:
The patent incorporates feedback mechanisms that monitor voltage levels and switching behavior in real-time. The controller uses this feedback information to adjust switching timing and frequency dynamically, ensuring that high productivity is maintained when circuit conditions permit while preventing excessive dv/dt when voltage spikes become problematic, thus resolving the contradiction between switching frequency and voltage spikes.
3Strength
If GaN-HEMT/Si-FET cascode configuration is used, then breakdown voltage is improved, but control difficulty increases
Solution Approach 1:
The patent introduces a controller as an intermediary device that manages the complex control requirements of the GaN-HEMT/Si-FET cascode configuration. This controller handles the sophisticated gate drive timing and voltage level management needed for proper cascode operation, shielding the user from the control complexity while maintaining the high breakdown voltage capabilities of the cascode structure.
Solution Approach 2:
The patent implements self-service control mechanisms where the circuit automatically adjusts its own operating parameters based on detected conditions. The controller monitors voltage and current levels and autonomously adjusts switching timing and duty cycle to optimize performance, reducing the need for complex external control while maintaining easy operation and high breakdown voltage performance.
Data Source
AI summary
A method and apparatus for switched mode power supply (SMPS) system includes circuitry configured to produce a voltage output based on an input voltage, the SMPS circuitry includes inductive, capacitive and switching elements configured to generate the voltage output. The switching elements include at least one set of cascode coupled devices, each set of cascode coupled devices including a high electron mobility transistor (HEMT) and one of a diode and a field effect transistor (FET) in a cascode coupling. A controller produces a signal to a gate terminal of the FET of the sets of cascode coupled devices to drive the HEMT switching rate to adjust the output voltage. The circuitry of the SMPS further includes circuitry to couple the substrate of at least one HEMT to a high voltage node of the SMPS system to reduce large voltage spikes or dv/dts.


