Nonvolatile Memory Snap-Back Disturbance Mitigation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current memory technologies, such as DRAM, face issues with volatility and speed, while non-volatile memories like flash memory are slow and not randomly accessible. Next-generation memories like PCM, MRAM, ReRAM, and FRAM offer fast speeds but require improvements in operational efficiency.
Innovation Solution
A non-volatile memory apparatus with a memory cell, bit line control circuit, snap-back detection circuit, and word line control circuit, which applies bias voltages and current enable signals to manage snap-back events for read and write operations, optimizing current flow and resistance states to enhance performance.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If snap-back current is not controlled during read operation, then read speed is fast, but disturbance to adjacent memory cells occurs
Solution Approach 1:
The patent converts the harmful snap-back current into a useful signal by detecting it to identify memory cells in the set state. The snap-back current that would otherwise cause disturbance is instead used as a readout mechanism, where its presence indicates a low-resistance state cell, allowing fast reading without disturbing adjacent cells.
Solution Approach 2:
The patent implements feedback by monitoring the current flowing through memory cells during read operations and using this information to control the read process. The read circuit detects the snap-back current and adjusts subsequent operations accordingly, preventing disturbance to adjacent cells while maintaining fast read speed.
2Speed
If high current is applied to change resistance state, then write speed is fast, but power consumption increases
Solution Approach 1:
The patent uses periodic pulsed currents instead of continuous high current to change the resistance state of memory cells. By applying current in controlled pulses, the write operation achieves fast switching speed while reducing overall power consumption compared to sustained high current application.
Solution Approach 2:
The patent changes the temporal parameters of current application (pulse width, frequency, amplitude) to optimize the balance between write speed and power consumption. By carefully controlling these parameters, the system achieves fast write operations with reduced energy consumption compared to conventional continuous current methods.
3Use of energy by moving object
If low current is used to avoid disturbance, then power consumption is reduced, but read operation becomes unreliable
Solution Approach 1:
The patent introduces an intermediary sensing mechanism that detects the snap-back current without requiring high read currents. This intermediary detection method allows the system to reliably identify set state cells using minimal current, ensuring read reliability while maintaining low power consumption.
Solution Approach 2:
The patent replaces the conventional mechanical/electrical approach of using high current to force a readable signal with a detection-based approach. Instead of overpowering the cell with high current, the system detects the natural snap-back phenomenon, achieving reliable reading with minimal power consumption.
4Productivity
If multiple memory cells are accessed simultaneously, then productivity increases, but snap-back disturbance affects more cells
Solution Approach 1:
The patent segments the memory array into independently controllable blocks with isolated bit lines and word lines. This segmentation allows simultaneous access to multiple cells in different blocks without cross-interference, as the snap-back disturbance is confined within each block's isolated circuitry, enabling high productivity without increased disturbance.
Solution Approach 2:
The patent uses isolation circuits as intermediaries between simultaneously accessed memory blocks. These intermediary components prevent snap-back currents in one block from affecting adjacent blocks, allowing parallel operations that increase productivity while containing disturbance within individual blocks.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This solution enables efficient read and write operations by managing snap-back events, improving data storage speed and durability, and reducing power consumption, thus addressing the limitations of existing memory technologies.
Implementation Method 1
the PCM has a phase change memory cell comprising a chalcogenide and is capable of storing data by changing a resistive value of the memory cell
Implementation Method 2
the snap-back detection circuit may be coupled to the global word line, and may be configured to generate a data output signal and a current enable signal by detecting a snap-back of the memory cell
Data Source
AI summary
A non-volatile memory apparatus includes a memory cell coupled between a global bit line and a global word line. A bit line control circuit configured to apply a bit line read bias voltage to the global bit line based on a read signal. A snap-back detection circuit coupled to the global word line, and configured to generate a data output signal and a current enable signal by detecting a snap-back of the memory cell. A word line control circuit configured to apply a word line read bias voltage to the global word line based on the read signal, and may increase an amount of a current flowing through the memory cell based on the current enable signal.