Snapback Protection Circuit With Isopwell Control
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Integrated circuits face damage from over-limit electrical conditions such as electrostatic discharge due to the breakdown voltage of buffer transistors being lower than the potential established on bond pads, and existing protection circuits require redesign for different trigger conditions, compromising protection against various over-limit conditions.
Innovation Solution
A snapback protection circuit with an isopwell control circuit that adjusts trigger and hold conditions by modulating impedance, allowing for flexible protection against over-voltage/over-current conditions and latch-up, using a control signal to adjust the performance characteristics of the snapback circuit.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Volume of moving object
If the thickness of the gate insulator is decreased to reduce device size and power consumption, then the breakdown voltage of the buffer transistor decreases, but the bond pad potential from ESD protection circuits exceeds this reduced breakdown voltage, causing damage to the transistor
Solution Approach 1:
The patent introduces a buffer transistor as an intermediary component between the ESD protection circuit and the operational circuitry. This buffer transistor is specifically designed with a higher breakdown voltage than traditional buffer transistors, allowing it to withstand the high potential from ESD protection circuits while protecting the downstream operational circuits from over-voltage damage.
Solution Approach 2:
The patent modifies the breakdown voltage parameter of the buffer transistor by adjusting the gate insulator thickness and doping concentrations. The gate insulator thickness is controlled to be between 50-150 nm, and doping concentrations are optimized to achieve a breakdown voltage of 5-10V, which is higher than conventional buffer transistors and sufficient to handle ESD protection potentials.
2Volume of moving object
If conventional ESD protection circuits are used with thin gate insulators, then the device size and power consumption are reduced, but the protection circuit cannot withstand the high current levels without causing overdrive conditions that damage the buffer transistor
Solution Approach 1:
The patent implements beforehand cushioning by designing the buffer transistor with pre-calculated and optimized parameters that can withstand anticipated high current levels from ESD protection circuits. The gate insulator thickness and doping concentrations are determined in advance to provide sufficient voltage headroom (5-10V breakdown voltage) to absorb ESD events without creating damaging overdrive conditions.
3Use of energy by moving object
If the standard operating voltage is reduced from 5V to 3.3V to reduce power consumption, then power consumption decreases, but the circuit becomes more vulnerable to over-limit electrical conditions from external sources
Solution Approach 1:
The patent applies local quality by providing enhanced protection specifically at the vulnerable interface between external sources and the low-voltage operational circuits. The buffer transistor is positioned at this critical interface with locally optimized parameters (higher breakdown voltage) only where needed, while the rest of the operational circuits continue to operate at the lower 3.3V standard voltage for power efficiency.
Data Source
AI summary
Protection circuits and methods for protecting an integrated circuit against an over-limit electrical condition are provided. One example includes a snapback circuit having at least a portion formed in an isolated doped well region and configured to switch to a low impedance state in response to an input exceeding a trigger condition and further having a control circuit coupled to a reference voltage and further coupled to the isolated doped well region and the portion of the snapback circuit formed in the doped well region. The control circuit includes an impedance adjustable in response to a control signal and configured to adjust an isolated doped well impedance in which at least a portion of the snapback circuit is formed relative to the reference voltage. A modulated trigger and hold condition tot the snapback circuit can be set according to a control signal adjusting an electrical impedance of the control circuit.