Snubber Device Parallel Charge Discharge Paths Surge Voltage
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing snubber devices fail to effectively manage surge voltage in semiconductor modules, leading to potential element breakdown and increased wiring inductance losses.
Innovation Solution
A snubber device with n parallel charge paths and (n+1) parallel discharge paths, featuring positive-side and negative-side capacitors, diodes, and optimized wiring configurations to absorb and discharge surge voltage efficiently, reducing element breakdown and inductance losses.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If conventional snubber devices are used, then surge voltage protection is provided, but element breakdown still occurs and wiring inductance losses increase
Solution Approach 1:
The snubber device is segmented into multiple parallel charge paths (n paths) and discharge paths (n+1 paths), allowing current to be distributed across multiple routes. This segmentation reduces the current burden on individual paths, lowering I²R losses and reducing the impact of wiring inductance, while maintaining effective surge voltage protection across all semiconductor elements.
2Reliability
If surge voltage protection is enhanced, then element breakdown is prevented, but device complexity increases
Solution Approach 1:
The snubber device uses identical capacitor-diode units repeated across multiple parallel paths, where each unit serves the same surge protection function. This modular universal design allows the system to handle complex multi-phase semiconductor configurations with a standardized, scalable approach rather than requiring unique complex circuits for each phase.
Solution Approach 2:
Multiple charge paths and discharge paths are merged into a single integrated snubber device structure that connects to the semiconductor module terminals. This merging consolidates what would otherwise be separate protection circuits into one unified device, reducing overall system complexity while maintaining comprehensive protection.
3Power
If parallel charge paths are added, then surge voltage absorption capacity increases, but wiring inductance effects are amplified
Solution Approach 1:
The patent optimizes the wiring configuration specifically for each parallel path, using shorter wiring lengths and lower inductance traces for the charge paths compared to conventional designs. This local quality improvement in the wiring structure allows multiple parallel paths to be implemented without proportionally increasing inductance losses, as each local wiring segment is minimized.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The solution effectively absorbs surge voltage during current interruption, prevents element breakdown, and reduces circuit losses by managing energy accumulation and discharge, allowing for increased wiring inductance flexibility.
Implementation Method 1
n (n: integer of 1 or greater) parallel charge paths each of which having a positive-side capacitor, a first diode, and a negative-side capacitor sequentially connected in series
Implementation Method 2
a first diode... configured to enable current to flow from the positive-side terminal toward the negative-side terminal
Data Source
AI summary
A snubber device to be mounted to a terminal of a semiconductor module is provided. The snubber device includes n (n: integer of 1 or greater) parallel charge paths each having a positive-side capacitor, a first diode, and a negative-side capacitor sequentially connected in series between positive-side and negative-side terminals of the semiconductor module, and configured to enable current to flow from the positive-side terminal toward the negative-side terminal; and (n+1) parallel discharge paths each of which having a second diode connected between the negative-side terminal or the negative-side capacitor of an Nth charge path (N: integer within a range of 0≤N≤n) of then charge paths and the positive-side capacitor of a (N+1)th charge path of the n charge paths or the positive-side terminal, and configured to enable current to flow from the negative-side terminal toward the positive-side terminal via at least one of the negative-side and positive-side capacitors.