Cascadable Photonic Circuit With SOA Amplitude Thresholder

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Photonic circuits used in computing face challenges with amplitude errors and phase errors that propagate and accumulate through cascaded photonic gates, affecting the accuracy of signal processing and data communications.

Innovation Solution

A cascadable photonic circuit is implemented using at least one nonlinear semiconductor optical amplifier (SOA) based amplitude thresholder to correct amplitude and phase errors. This circuit comprises photonic inputs, cascaded series of photonic components, amplitude thresholders, and additional photonic components to generate corrected output signals.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If cascaded photonic gates are used for signal processing, then high bandwidth and low latency are achieved, but amplitude errors and phase errors propagate and accumulate

Engineering Contradiction:
ImprovebandwidthVSAvoidsignal accuracy
Core Design Contradiction:
SpeedVSReliability

Solution Approach 1:

The patent introduces error correction mechanisms that provide feedback to compensate for amplitude and phase errors accumulated in cascaded photonic gates. This allows the system to maintain high bandwidth while correcting signal degradation through iterative or compensatory feedback loops.

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The patent employs dynamic adjustment of photonic parameters (such as phase shifters and amplifiers) to compensate for errors. By changing parameters in real-time based on detected errors, the system maintains signal accuracy despite the high-speed operation of cascaded gates.

Inventive Principle:
Principle #35Parameter changes

2Loss of time

If photonic circuits are used for high-speed processing, then low latency is achieved, but amplitude errors and phase errors accumulate through cascaded gates

Engineering Contradiction:
ImprovelatencyVSAvoidsignal precision
Core Design Contradiction:
Loss of timeVSManufacturing precision

Solution Approach 1:

The patent implements preliminary error compensation by predicting and correcting amplitude and phase errors before they fully accumulate and affect output accuracy. This allows high-speed processing to proceed while maintaining precision through proactive error management.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

Real-time feedback mechanisms monitor signal quality through cascaded gates and adjust parameters to compensate for accumulating errors, enabling low latency operation without sacrificing signal precision.

Inventive Principle:
Principle #23Feedback

3Productivity

If photonic computing is implemented, then high bandwidth and parallel processing are achieved, but amplitude and phase errors propagate through the circuit

Engineering Contradiction:
Improveparallel processing capabilityVSAvoidcomputational accuracy
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The patent introduces feedback mechanisms that monitor and correct amplitude and phase errors in parallel photonic processing paths, enabling high productivity while maintaining computational accuracy through continuous error compensation.

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

Dynamic parameter adjustment in multiple parallel paths allows the system to compensate for errors introduced during high-speed parallel processing, maintaining accuracy without sacrificing productivity.

Inventive Principle:
Principle #35Parameter changes

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The photonic circuit effectively corrects amplitude and phase errors, ensuring accurate output signals and enabling direct cascading with other photonic gates within a photonic processor, enhancing the reliability and efficiency of photonic computing.

Implementation Method 1

at least one nonlinear semiconductor optical amplifier (SOA) based amplitude thresholder for correction of amplitude errors and/or phase errors produced by photonic logic

Methodology Applied
Scientific EffectSemiconductor optical amplification:

Implementation Method 2

The at least one amplitude thresholder is configured to generate one or more thresholding photonic signals by saturating one or more amplitudes of a first of the one or more intermediate photonic output signals

Methodology Applied
Scientific EffectAmplitude saturation:

Data Source

PatentUS20250028222A1Cascadable photonic circuit with semiconductor optical amplifier based amplitude thresholder
Publication Date: 2025.01.23 MILKSHAKE TECH INC
  • US20250028222A1 patent drawing
  • US20250028222A1 patent drawing
  • US20250028222A1 patent drawing

AI summary

A photonic circuit with at least one semiconductor optical amplifier-based amplitude thresholder for correcting bit errors. The photonic circuit further includes a first cascaded series of one or more photonic components and a second cascaded series of one or more photonic components that is coupled to the at least one amplitude thresholder. The first cascaded series of one or more photonic components generates one or more intermediate photonic output signals based on one or more received photonic input signals. The at least one amplitude thresholder generates one or more thresholding photonic signals based on a first of the one or more photonic output signals. The second cascaded series of one or more photonic components generates one or more photonic output signals based at least in part on a second of the one or more intermediate photonic output signals and the one or more thresholding photonic signals.