SoC Clock Generation Circuit Timing Divergence
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In integrated circuits, particularly in SoC devices, the potential divergence in clock timing between a higher speed PHY and a lower speed MC due to different clock signal paths can affect timing-critical operations, especially when clock generation is external to the first data processing element.
Innovation Solution
The first data processing element generates the lower speed clock signal, reducing divergent paths and timing divergence by providing it directly to the second data processing element, using techniques like inter-related phase-locked loops or a clock divider to derive the second clock signal from the source clock signal.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Device complexity
If clock signals are generated externally to the first data processing element, then device complexity is reduced, but timing precision and reliability deteriorate due to divergent clock paths
Solution Approach 1:
The patent merges the clock generation function into the first data processing element (PHY), combining what were previously separate external clock generation and data processing functions into a single integrated unit. This eliminates divergent clock paths by having the PHY generate its own clock signals, ensuring timing precision while maintaining device complexity at an acceptable level through functional integration.
Solution Approach 2:
The first data processing element acts as an intermediary that generates and provides clock signals to the second data processing element (MC). By positioning the PHY as a clock source intermediary, the patent ensures that clock signals are generated at the appropriate speed and distributed through controlled paths, resolving the timing precision issue while managing system complexity.
2Reliability
If the first data processing element generates the second clock signal internally, then timing reliability improves, but device complexity increases
Solution Approach 1:
The patent combines clock generation circuitry with the first data processing element, creating an integrated unit that handles both data processing and clock generation. This integration improves timing reliability by eliminating external clock path divergence while the complexity increase is managed through shared resource utilization and coordinated design of the combined functions.
3Adaptability or versatility
If clock signals travel through different paths, then device flexibility is improved, but timing precision deteriorates
Solution Approach 1:
The patent extracts the clock generation function from the common external source and relocates it to the first data processing element. This extraction eliminates the divergent paths that caused timing precision issues, as the clock signal now originates from a single point within the PHY and is distributed through controlled internal paths, maintaining both flexibility and precision.
Data Source
AI summary
An integrated circuit device comprises a first data processing element having a first data interface configured to synchronously communicate data according to a first clock signal at a first clock speed, and a second data interface configured to synchronously communicate data at a second clock speed lower than the first clock speed; and a second data processing element configured to operate in response to a second clock signal at the second clock speed and to synchronously communicate data with the first data processing element via the second data interface according to the second clock speed; the first data processing element being configured to derive, from a source clock signal, the first clock signal and the second clock signal; and the first data processing element and the second data processing element each comprising a clock signal interface by which the second clock signal is provided by the first data processing element to the second data processing element.