SoC Debug Self-Protection Circuit Against Unauthorized Access

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing systems-on-a-chip (SoC) are vulnerable to hardware attacks that exploit debugging functionality vulnerabilities, allowing unauthorized access to sensitive information through debug isolation control signals, particularly in the 'closed trust zone' state.

Innovation Solution

A self-protection circuit is integrated into the SoC to detect unauthorized alterations in debug control signals, implementing countermeasures such as shutting down the system or erasing sensitive data when illegitimate access is detected.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Ease of operation

If access to debugging functionality is allowed for software development, then ease of operation is improved, but security is worsened due to vulnerability to hardware attacks

Engineering Contradiction:
Improvedebugging accessVSAvoidsecurity
Core Design Contradiction:
Ease of operationVSReliability

Solution Approach 1:

The patent implements dynamic control of debugging access through multiple states (fully open, provisioning, provisioned, closed trust zone, fully closed) that transition based on development progress. The system adapts its security posture over time, allowing debugging access when needed for development while automatically restricting access as the product matures, thus resolving the contradiction between operational ease and security

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent introduces a self-protection circuit as an intermediary layer between the debugging interface and the processor. This circuit monitors debug isolation control signals and detects unauthorized alterations, acting as a security gatekeeper that allows legitimate debugging operations while blocking malicious hardware attacks, thus enabling both debugging access and security

Inventive Principle:
Principle #24Intermediary (Mediator)

2Ease of operation

If debug isolation control signals are used to manage access rights, then ease of operation is improved, but vulnerability to hardware attacks increases

Engineering Contradiction:
Improveaccess controlVSAvoidhardware attack vulnerability
Core Design Contradiction:
Ease of operationVSObject-affected harmful factors

Solution Approach 1:

The patent implements a feedback mechanism where the self-protection circuit continuously monitors the state of debug isolation control signals and compares them against expected legitimate states. When an unauthorized alteration is detected, the system receives feedback about the attack and triggers appropriate protection measures, thus maintaining ease of legitimate access control while defending against hardware attacks

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The patent applies preliminary anti-action by pre-configuring the self-protection circuit to detect and respond to potential hardware attacks before they can compromise security. The circuit is designed to recognize patterns of unauthorized access attempts and preemptively trigger protection measures, thus allowing debug isolation control signals to function normally for legitimate purposes while pre-defending against malicious use

Inventive Principle:
Principle #9Preliminary anti-action

Data Source

PatentEP4657294A1System on chip comprising a processor having debugging functionality and a self-protection circuit, and corresponding self-protection method
Publication Date: 2025.12.03 STMICROELECTRONICS INT NV
  • EP4657294A1 patent drawingFigure 1
  • EP4657294A1 patent drawingFigure 2
  • EP4657294A1 patent drawing

AI summary

The system-on-a-chip (SoC) includes a processor (CPU) with program debugging capabilities, configured to have debugging parameters determined by debug control signals (dbgen, niden, spiden, spniden). A tamper protection circuit (TAMP) is configured to detect states indicative of debug access authorization on these debug control signals.