Integrated Decoupling Capacitor for SOC Noise Reduction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Semiconductor devices, such as system on a chip (SOC) devices, experience noise due to temporal variations in electrical current consumption, which existing technologies have not adequately addressed.
Innovation Solution
Integration of decoupling capacitors within the SOC device, comprising multiple electrode layers with interleaved dielectric layers and contacts, to reduce noise by forming a noise reduction circuitry that electrically isolates and connects with the processing circuitry, either externally or partially embedded within the substrate.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Object-affected harmful factors
If decoupling capacitors are integrated within the SOC device, then noise reduction effectiveness is improved, but device complexity increases
Solution Approach 1:
The patent merges the decoupling capacitor functionality directly into the SOC device structure by forming capacitor electrodes within the substrate using the same fabrication processes as the processing circuitry. This integration eliminates the need for separate external capacitors and interposer structures, thereby reducing noise more effectively while avoiding the added complexity of external components and their interconnections.
Solution Approach 2:
The patent utilizes the vertical dimension within the substrate by forming capacitor electrodes at different depths and interleaving them with dielectric layers. This three-dimensional arrangement allows the decoupling capacitors to be embedded within the substrate volume rather than requiring additional external space, thus improving noise reduction without proportionally increasing device footprint or complexity.
2Quantity of substance
If multiple electrode layers with interleaved dielectric layers are formed, then capacitance density is improved, but manufacturing precision requirements increase
Solution Approach 1:
The patent segments the capacitor structure into multiple electrode layers and dielectric layers that are formed separately using standard fabrication processes. Each layer can be independently patterned and deposited, allowing for precise control of individual layer thickness and positioning. This segmentation enables high capacitance density while maintaining compatibility with existing manufacturing capabilities.
Solution Approach 2:
The patent achieves high capacitance density by changing the dielectric parameter (using high-k dielectric materials) and the geometric parameters (multiple interleaved layers). These parameter changes increase the effective capacitance without requiring proportionally tighter manufacturing tolerances, as the effect is achieved through material properties and multiplicative layering rather than single-critical-dimension precision.
3Speed
If decoupling capacitors are integrated within the substrate, then response time is improved, but substrate fabrication complexity increases
Solution Approach 1:
The patent forms the capacitor electrodes and dielectric layers within the substrate during the preliminary fabrication stages, before the processing circuitry is fully assembled. This preliminary action allows the decoupling capacitors to be inherently integrated into the substrate structure, ensuring minimal parasitic inductance and resistance for fast response times while utilizing existing fabrication process steps.
Solution Approach 2:
The patent employs universal fabrication processes (such as sputtering, CVD, and standard photolithography) that are already used for forming processing circuitry interconnects and other substrate features. By using the same equipment and process techniques for multiple purposes, the substrate fabrication achieves multi-functionality without requiring specialized or additional complex manufacturing capabilities.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This configuration effectively reduces noise caused by varying current consumption, enhancing the performance of SOC devices by improving capacitance density and response times while eliminating the need for external interposers, thus increasing fabrication flexibility and reducing production costs.
Implementation Method 1
dielectric layers formed between adjacent first and second layers and configured to electrically isolate between the adjacent first and second layers
Implementation Method 2
a decoupling capacitor, which includes (i) two or more first layers, (ii) one or more second layers interleaved between the first layers
Data Source
AI summary
A system on a chip (SOC) device includes a substrate, processing circuitry formed on the substrate, and noise reduction circuitry formed on the processing circuitry. The noise reduction circuitry is configured to reduce noise caused by variations in current consumed by the processing circuitry. The noise reduction circuitry includes a decoupling capacitor, which includes (i) two or more first layers, (ii) one or more second layers interleaved between the first layers, (iii) dielectric layers formed between adjacent first and second layers and configured to electrically isolate between the adjacent first and second layers, (iv) a first contact, which is electrically connected to the first layers so as to form a first electrode of the decoupling capacitor, and (v) a second contact, which is electrically connected to the second layers so as to form a second electrode of the decoupling capacitor.