SoC Manageability Controller SRAM Sharing

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

SoC-based manageability controllers are limited by the cost, die size, and power consumption of static random-access memory (SRAM), restricting the implementation of additional manageability features due to the inability to use host DRAM for reliability reasons.

Innovation Solution

A computing device with a dedicated manageability controller network allows SoCs to share SRAM resources, enabling expanded manageability functionality by accessing and storing firmware and data across multiple SoCs within a cluster, thereby overcoming memory limitations.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If SRAM is embedded in the SoC for manageability controller operation, then reliability is improved, but die size and cost increase

Engineering Contradiction:
Improvemanageability controller reliabilityVSAvoidSoC die size
Core Design Contradiction:
ReliabilityVSArea of stationary object

Solution Approach 1:

Multiple SoCs are merged into a cluster where they share common SRAM resources. The manageability controllers on different SoCs can access the same SRAM banks through the inter-SoC interconnect, effectively combining the memory resources of multiple devices while keeping individual die sizes small.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The SRAM resources become universal resources that serve multiple manageability controllers across different SoCs. A single SRAM bank can be accessed by manageability controllers on multiple SoCs, allowing the same memory to perform multiple functions for different controllers.

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Adaptability or versatility

If SRAM size is increased to support more manageability features, then manageability functionality is improved, but cost and power consumption increase

Engineering Contradiction:
Improvemanageability functionalityVSAvoidSRAM capacity
Core Design Contradiction:
Adaptability or versatilityVSQuantity of substance

Solution Approach 1:

The patent combines the SRAM resources of multiple SoCs into a shared pool. Instead of each SoC having large dedicated SRAM, multiple smaller SRAM resources are merged to provide the total capacity needed for advanced manageability features, reducing per-SoC cost and power.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The patent adds a new dimension to memory access by allowing cross-SoC access to SRAM resources. Manageability controllers can access SRAM on other SoCs through the inter-SoC interconnect, effectively expanding the addressable memory space without increasing physical SRAM per die.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

3Quantity of substance

If host DRAM is used for manageability controller memory, then cost is reduced, but reliability deteriorates

Engineering Contradiction:
Improvememory capacityVSAvoidmanageability controller reliability
Core Design Contradiction:
Quantity of substanceVSReliability

Solution Approach 1:

The patent merges the reliability characteristics of embedded SRAM with the capacity characteristics of external memory. By allowing manageability controllers to access SRAM on other SoCs in the cluster, it provides SRAM-level reliability while effectively providing larger total memory capacity than a single SoC could provide.

Inventive Principle:
Principle #5Merging (Combining)

4Quantity of substance

If a memory controller is added to enable external DRAM access for manageability, then memory capacity is improved, but chip complexity and power consumption increase

Engineering Contradiction:
Improvememory capacityVSAvoidchip complexity
Core Design Contradiction:
Quantity of substanceVSDevice complexity

Solution Approach 1:

Each SoC uses its own embedded SRAM controller to manage memory operations. The manageability controllers access SRAM resources on other SoCs through existing inter-SoC interconnects, eliminating the need for additional memory controllers or complex memory management hardware.

Inventive Principle:
Principle #25Self-service

Data Source

PatentUS9547497B2Sharing embedded hardware resources
Publication Date: 2017.01.17 TAHOE RES LTD
  • US9547497B2 patent drawing
  • US9547497B2 patent drawing
  • US9547497B2 patent drawing

AI summary

Technologies for facilitating inter-system-on-a-chip (SoC) communication include a first SoC, a second SoC, and a dedicated manageability controller network. The first SoC includes a first main processor, a first manageability controller, and a memory dedicated to the first manageability controller and having manageability controller firmware stored thereon. The first manageability controller is different from the first main processor and to control functions of the first SoC. The second SoC is different from the first SoC and includes a second main processor and a second manageability control, which is different from the second main processor and to control functions of the second SoC. The second SoC is to access the manageability controller firmware of the memory of the first SoC over the dedicated manageability network.