SoC Memory Access Segmentation for Data Leakage Prevention
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional system on chip (SoC) security measures for data protection are inadequate, leading to a high risk of data leakage during processing.
Innovation Solution
The method involves dividing the memory into multiple regions with restricted access permissions, where service data is written into a common region accessible by all host apparatuses, and processed data is written into access-restricted regions only accessible by designated apparatuses, ensuring secure data processing and feedback transmission.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If memory is divided into multiple regions with restricted access permissions, then data security is improved, but device complexity increases
Solution Approach 1:
The memory is divided into multiple regions (first region, second region, third region) with different access permissions. Each region is assigned to specific apparatuses based on their functional requirements, allowing selective access control that enhances security while maintaining system functionality.
Solution Approach 2:
Different regions of the memory are assigned different access qualities and permissions tailored to specific apparatuses. The first region is accessible by all host apparatuses, the second region by the first encryption and decryption apparatus and data processing apparatus, and the third region by the data processing apparatus and first encryption and decryption apparatus, creating localized access control that balances security and functionality.
2Object-affected harmful factors
If processor access permission is restricted to only the first region, then data leakage risk is reduced, but data processing capability is limited
Solution Approach 1:
The first encryption and decryption apparatus and data processing apparatus act as intermediaries between the processor and the memory regions. These intermediaries handle data encryption, decryption, and processing operations, allowing the processor to remain restricted to the first region while still enabling secure data processing through the intermediary apparatuses that access the second and third regions.
Data Source
Figure 1~2
Figure 3~4
Figure 5~6
AI summary
The present application provides a method for accessing a memory, a system on chip and an electronic device. The method includes: writing, by an interface of the system on chip, service data into a first region of a memory; reading, by each apparatus following the interface, data, to be processed, written by a previous apparatus in a region of the memory corresponding to the previous apparatus, processing the data to be processed and writing processed data into a next region of the memory, till reading, by a last apparatus following the interface, data, to be processed, written by a previous apparatus in a region of the memory corresponding to the previous apparatus, processing the data to be processed to obtain feedback data, so that the feedback data is written into the first region; and transmitting, by the interface, the feedback data; a processor serving as the apparatus following the interface only has an access permission for the first region.