Reduced Height Standard Cell Layout for System-on-Chip Integration
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The challenge in semiconductor device design is to achieve high reliability, performance, and integration density while reducing the height of standard cells in system-on-chip devices to meet increasing demands for fast and low-power electronic devices.
Innovation Solution
The design involves a system-on-chip device with a reduced height standard cell layout, including a substrate with an active pattern, gate electrodes, and multiple metal layers with specific sidewall orientations and spacings to optimize electrical connections and routing, allowing for efficient integration and reduced cell height.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If standard cell height is reduced to increase integration density, then integration density is improved, but routing complexity and manufacturing precision requirements increase
Solution Approach 1:
The patent changes the geometric parameters of metal lines by extending sidewall length to 2-3 times the minimum line width. This parameter modification allows reduced standard cell height while maintaining adequate routing space and manufacturing feasibility, directly resolving the contradiction between integration density and manufacturing precision.
Solution Approach 2:
The patent transitions from conventional planar metal line design to a three-dimensional structure with extended sidewalls. By utilizing the vertical dimension (sidewall extension perpendicular to the substrate surface), the design accommodates reduced cell height while preserving horizontal routing capabilities, thus resolving the contradiction between vertical compression and manufacturing precision.
2Adaptability or versatility
If metal line sidewall length is increased to improve routing flexibility, then routing flexibility is improved, but standard cell height increases
Solution Approach 1:
The patent resolves this contradiction by extending metal line sidewalls in the vertical dimension (perpendicular to substrate) rather than increasing horizontal dimensions. The sidewall length of 2-3 times minimum line width provides enhanced routing flexibility through vertical connectivity while maintaining compact standard cell height in the horizontal plane.
Solution Approach 2:
The patent employs alternating metal line orientations (first direction for horizontal extension, second direction for vertical sidewall extension) to achieve routing flexibility. This periodic alternation of extension directions allows flexible routing paths within constrained height, resolving the contradiction between routing adaptability and cell height.
Data Source
AI summary
A system-on-chip device may include a substrate with an active pattern, a gate electrode crossing the active pattern and extending in a first direction, and a first metal layer electrically connected to the active pattern and the gate electrode. The first metal layer may include a first metal line extending in the first direction and a second metal line spaced apart from the first metal line in the first direction to extend in a second direction crossing the first direction. The first and second metal lines may include first and second sidewalls parallel to the second direction, the first and second sidewalls may face each other, and the first sidewall may have a length that is two or three times a minimum line width.