SoC Component Voltage Offsets for DVFS Power Margin Control
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The challenge in electronic devices is managing power consumption efficiently, as increased data processing speed often leads to higher power consumption, and dynamic voltage and frequency scaling (DVFS) technologies struggle with board-specific voltage drops and PMIC variations, resulting in inadequate voltage margins that can cause defects.
Innovation Solution
An electronic device with a system-on-chip (SoC) that applies a default voltage at a specific frequency, determines if offset voltage data is stored, and adjusts the voltage accordingly to match board characteristics, thereby reducing power consumption and preventing manufacturing defects.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If a default voltage is applied to the chip to ensure operating speed, then reliability is improved, but power consumption increases and voltage margin efficiency deteriorates
Solution Approach 1:
The patent changes the voltage parameter from a fixed default value to a dynamically adjusted value based on board characteristics. By measuring actual board voltage drops and PMIC variations, the system calculates an optimized voltage that maintains chip operating speed while reducing power consumption compared to the default voltage approach
Solution Approach 2:
The patent implements a feedback mechanism where the system measures actual board voltage characteristics and PMIC variations, then uses this information to adjust the voltage applied to the chip. This closed-loop approach ensures reliability is maintained while optimizing power consumption based on real-world board conditions
2Reliability
If a voltage margin is applied to account for board IR drop and PMIC variation, then reliability is improved, but the voltage margin becomes excessive and inhibits efficient power management
Solution Approach 1:
The patent transforms the voltage margin from a conservative fixed value to a precisely calculated parameter based on actual board measurements. By quantifying the specific board IR drop and PMIC variation, the system applies only the necessary voltage margin, eliminating excessive margins that waste power while ensuring reliability is maintained
Solution Approach 2:
The patent performs preliminary measurement of board voltage characteristics during the initialization phase, before normal operation begins. This allows the system to pre-calculate the optimal voltage and margin values specific to each board, enabling efficient power management from the start of operation rather than using conservative defaults
3Use of energy by moving object
If the voltage is reduced to lower power consumption, then energy efficiency is improved, but voltage margin becomes insufficient and causes manufacturing defects
Solution Approach 1:
The patent dynamically adjusts the voltage parameter based on measured board characteristics, allowing the system to reduce voltage from conservative defaults to optimal levels that still maintain sufficient margin. By calculating the actual board IR drop and PMIC variation, the system determines the minimum safe voltage, reducing power consumption while preventing manufacturing defects
Solution Approach 2:
The patent replaces conservative voltage estimation with precise electrical measurement and calculation. Instead of using fixed voltage margins based on worst-case assumptions, the system directly measures board electrical characteristics and calculates the actual required voltage, substituting empirical conservatism with measured precision
4Device complexity
If a fixed voltage is used across different boards, then device complexity is reduced, but adaptability to board-specific characteristics deteriorates
Solution Approach 1:
The patent applies local quality by customizing the voltage parameter for each specific board based on its unique characteristics. Instead of a universal fixed voltage, each board receives a tailored voltage setting based on its specific IR drop and PMIC variation, optimizing performance for local board conditions while maintaining a relatively simple overall system architecture
Data Source
AI summary
An electronic device includes a system-on-chip (SoC) including at least one component, a memory, and a processor functionally connected to the SoC and the memory. The processor is configured to apply a default voltage for driving the at least one component at a specific frequency. The processor is also configured to determine whether data on an offset voltage corresponding to the at least one component and the specific frequency is stored. The processor is further configured to apply the offset voltage, being different from the default voltage, to the at least one component when the data on the offset voltage is stored. Other embodiments are possible.