SoC Working Mode Management for Smartwatch Power Savings
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing power-saving methods for smart watches, such as AOD technology and dormant modes, cannot meet user requirements for long standby and extended battery life due to limitations in physical size and battery capacity.
Innovation Solution
A system-on-chip with a method for managing working modes, including a working mode, dormant mode, and ultra-low power consumption mode, where the master control subsystem and secondary control subsystem alternately respond to interrupt signals, allowing for efficient power management.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Loss of energy
If AOD technology is used to display part of the screen area after the smart watch screen is off, then power consumption is reduced, but the battery cannot support weekly or bi-weekly charging cycles
Solution Approach 1:
The control system is segmented into a master control subsystem and a secondary control subsystem with different power consumption characteristics. The master subsystem handles complex processing when needed, while the secondary subsystem maintains minimal power consumption during standby, allowing the device to operate for weeks on a single charge.
Solution Approach 2:
The system dynamically switches between different working modes (working mode, dormant mode, ultra-low power consumption mode) based on operational requirements. This dynamic mode switching enables the device to adapt power consumption to actual needs, achieving both low power usage during standby and full functionality when required.
2Loss of energy
If temporarily unused subsystems go into dormant mode consuming only standby current, then power consumption is reduced, but the battery capacity limitations prevent weekly or bi-weekly charging cycles
Solution Approach 1:
The control system is divided into a master control subsystem and a secondary control subsystem. The secondary subsystem is specifically designed to maintain minimal power consumption during standby, enabling the device to operate for weeks without charging while the master subsystem remains available for periodic activation.
Solution Approach 2:
The system changes operational parameters by switching between different power modes. During standby, the system operates in ultra-low power consumption mode with minimal current draw, while during active use, it transitions to working mode with full power consumption, thereby achieving extended standby time without requiring larger battery capacity.
3Productivity
If the master control subsystem continuously monitors and responds to all interrupt signals, then system responsiveness is maintained, but power consumption increases
Solution Approach 1:
The control function is segmented between master and secondary control subsystems. The secondary subsystem handles routine interrupt signal monitoring and response during low-power modes, while the master subsystem remains ready for complex processing tasks. This segmentation maintains system responsiveness while significantly reducing power consumption during standby.
Solution Approach 2:
The secondary control subsystem acts as an intermediary between the functional subsystems and the master control subsystem. It filters and pre-processes interrupt signals, responding to routine events independently while only alerting the master subsystem when necessary, thereby maintaining responsiveness without continuous master subsystem activation.
Data Source
AI summary
Disclosed are a system-on-chip and a method for managing a working mode thereof, and a smart wearable device. The method comprises the following steps: in a working mode, a master control subsystem controlling a functional subsystem to implement a corresponding function, and responding to interrupt signals of the functional subsystem and a secondary control subsystem; in a dormant mode, the secondary control subsystem responding to the interrupt signal of the functional subsystem, and the master control subsystem prohibiting responding to the interrupt signal of the functional subsystem; and in an ultra-low power consumption mode, the master subsystem being powered off, and the secondary control subsystem responding to the interrupt signal of the functional subsystem. In the present disclosure, on the premise of meeting a normal function requirement of the system-on-chip, the power consumption of the system-on-chip is reduced to the greatest possible extent.