Soft FEC Parity Check for High-Speed Error Correction

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing data communication systems face challenges in efficiently handling high-speed data transfer and error correction, particularly in multimedia file transmission, where conventional protocols like 802.3bs and 802.3cd require improvements to manage large bandwidth demands and maintain data accuracy.

Innovation Solution

The implementation of a Forward Error Correction (FEC) system that generates parity symbols embedded into FEC blocks, allowing for error correction by selecting and correcting the worst symbol based on parity checks, which can be easily integrated into existing systems like PAM4-based high-speed data communication systems, adding minimal transmission overhead and providing a coding gain of over 1.5 dB.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If conventional FEC protocols (802.3bs, 802.3cd) are used for high-speed data transfer, then data transmission speed is improved, but data accuracy and error correction capability deteriorate

Engineering Contradiction:
Improvedata transmission speedVSAvoiddata accuracy
Core Design Contradiction:
SpeedVSReliability

Solution Approach 1:

The data stream is divided into even and odd blocks that are processed separately through different delay lines and multiplexed into distinct FEC blocks. This segmentation allows independent error correction processing for each block type, improving overall reliability while maintaining high transmission speed through parallel processing

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Parity symbols are introduced as intermediary elements between the data blocks and error correction decoding. These parity symbols enable soft error correction by providing additional information about data integrity without requiring retransmission, thus maintaining speed while improving accuracy

Inventive Principle:
Principle #24Intermediary (Mediator)

2Reliability

If soft error correction is implemented by selecting and correcting the worst symbol, then data accuracy is improved, but computational complexity increases

Engineering Contradiction:
Improveerror correction capabilityVSAvoiddecoder complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

Instead of uniformly processing all symbols in an FEC block, the decoder identifies and processes only the 'worst' symbol (the one most likely to contain errors) within each block. This localized approach concentrates computational resources where they are most needed, improving error correction effectiveness while reducing overall complexity compared to full-block processing

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

The system performs partial error correction by focusing only on correcting the single worst symbol in each FEC block rather than attempting to correct all possible errors. This partial action provides sufficient reliability improvement for high-speed communication while keeping the decoder complexity manageable

Inventive Principle:
Principle #16Partial or excessive action

3Reliability

If parity symbols are embedded into FEC blocks, then coding gain is improved, but transmission overhead increases

Engineering Contradiction:
Improvecoding gainVSAvoidtransmission overhead
Core Design Contradiction:
ReliabilityVSQuantity of substance

Solution Approach 1:

Parity symbols are segmented and distributed across even and odd FEC blocks separately. This segmentation allows the system to achieve coding gain through parity protection while maintaining efficient bandwidth utilization by integrating parity symbols within the existing block structure rather than adding separate overhead channels

Inventive Principle:
Principle #1Segmentation

Data Source

PatentUS11804925B2Soft FEC with parity check
Publication Date: 2023.10.31 MARVELL ASIA PTE LTD
  • US11804925B2 patent drawing
  • US11804925B2 patent drawing
  • US11804925B2 patent drawing

AI summary

A method for data transmission includes receiving a data stream from a host device, the data stream as received from the host device including encoded data, separating the encoded data in the data stream into first data blocks and second data blocks, and generating a first forward error correction (FEC) block. The first FEC block includes a first parity section and a first data section, the first parity section includes a first parity bit corresponding to the first data blocks and a second parity bit corresponding to the second data blocks, and the first data section includes the first data blocks and the second data blocks. The method further includes transmitting the first FEC block.