Conductive Path in SOI Barrier Oxide for SRAM Area Reduction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The increasing area occupied by static random access memory (SRAM) on microprocessors due to the limitations in forming electrically conductive paths within the existing semiconductor-on-insulator (SOI) substrate fabrication methods.
Innovation Solution
Forming an electrically conductive path below a barrier oxide layer on a semiconductor-on-insulator (SOI) substrate by creating a first barrier oxide layer, forming the conductive path within it, and adding a second barrier oxide layer, which allows for reduced SRAM area by routing wiring paths underneath the oxide layer.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Area of moving object
If electrically conductive paths are formed within the existing SOI substrate structure, then wiring connectivity is achieved, but SRAM area increases due to limited routing options
Solution Approach 1:
The patent introduces a new vertical dimension for wiring routing by forming conductive paths within the barrier oxide layer beneath the semiconductor layer. This allows wiring to extend in the vertical direction (through the oxide layer) rather than being constrained to horizontal planes only, effectively adding a new dimension to the routing architecture and reducing lateral space requirements for SRAM cells.
2Adaptability or versatility
If additional metal layers are added to provide routing paths, then wiring flexibility improves, but device complexity and manufacturing difficulty increase
Solution Approach 1:
The barrier oxide layer, traditionally serving only as an insulating barrier, is repurposed to provide additional wiring routing functionality. This multi-functional use of the oxide layer eliminates the need for separate metal layers dedicated to routing, as the oxide layer itself becomes a conductive interconnect medium when doped with conductive material.
Solution Approach 2:
Instead of adding new metal layers, the patent creates conductive paths by depositing conductive material (such as doped polysilicon or metal) within the existing oxide layer structure. This copies the functionality of additional metal interconnect layers using the already-present oxide layer, avoiding the complexity of stacking more metal layers.
3Productivity
If conventional SOI substrate methods are used, then fabrication process is simple, but SRAM cell area is large due to limited interconnect options
Solution Approach 1:
The conductive paths are formed within the barrier oxide layer during the early stages of fabrication, before the semiconductor layer is fully processed. By preliminarily establishing the conductive interconnect structure in the oxide layer, the patent enables higher circuit density without requiring complex post-processing steps or additional fabrication stages.
Data Source
AI summary
Methods of forming an electrically conductive path under a barrier oxide layer of a semiconductor-on-insulator (SOI) substrate and an integrated circuit including the path are disclosed. In one embodiment, the method includes forming an electrically conductive path below a barrier oxide layer of a semiconductor-on-insulator (SOI) substrate, the method comprising: forming a first barrier oxide layer on a semiconductor substrate; forming the electrically conductive path within the first barrier oxide layer; and forming a second barrier oxide layer on the first barrier oxide layer. The electrically conductive path allows reduction of SRAM area by forming a wiring path underneath the barrier oxide layer on the SOI substrate.