High Resistivity SOI Substrate Dielectric Barrier

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current semiconductor on insulator (SOI) substrates for radiofrequency applications face challenges with low resistivity issues due to contamination and recrystallization of polycrystalline silicon layers, leading to reduced performance and stability during heat treatments.

Innovation Solution

A method involving the formation of a dielectric material layer, such as silicon nitride or silicon oxide, between the high resistivity silicon substrate and the polycrystalline silicon layer, with a thickness of 0.5 to 10 nm, to prevent recrystallization and trap contaminants, ensuring the polycrystalline silicon layer maintains high resistivity and stability during thermal processes.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If a polycrystalline silicon layer is deposited between the oxide layer and the HR silicon substrate, then the substrate resistivity is improved, but the polycrystalline silicon recrystallizes at high temperature causing doping agents to diffuse and reduce substrate resistivity

Engineering Contradiction:
Improvesubstrate resistivityVSAvoidpolycrystalline silicon structure stability
Core Design Contradiction:
ReliabilityVSStability of the object's composition

Solution Approach 1:

A thin dielectric material layer (0.5-10 nm) is introduced as an intermediary between the polycrystalline silicon layer and the HR silicon substrate. This dielectric layer acts as a barrier that prevents direct thermal interaction and doping agent diffusion, thereby maintaining the polycrystalline silicon structure stability during heat treatments while preserving the high resistivity characteristics.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The structure combines multiple materials with complementary properties: the polycrystalline silicon layer provides electrical passivation and high resistivity, while the thin dielectric material layer provides thermal and diffusion barrier properties. This composite structure resolves the contradiction by leveraging the strengths of each material while mitigating their individual weaknesses.

Inventive Principle:
Principle #40Composite materials

2Reliability

If heat treatment is applied to make oxygen precipitate and obtain high resistivity, then substrate resistivity is improved, but oxygen atoms diffuse in the substrate forming low resistivity regions

Engineering Contradiction:
Improvesubstrate resistivityVSAvoidoxygen distribution control
Core Design Contradiction:
ReliabilityVSManufacturing precision

Solution Approach 1:

The thin dielectric material layer serves as a barrier that controls and limits oxygen atom diffusion during heat treatment. By preventing uncontrolled oxygen migration, this intermediary layer enables the heat treatment process to successfully precipitate oxygen and form high resistivity regions without creating unwanted low resistivity zones, thereby improving both resistivity and manufacturing precision.

Inventive Principle:
Principle #24Intermediary (Mediator)

3Reliability

If surface contamination occurs before bonding, then low resistivity layer is formed under the oxide layer, but the contaminants are encapsulated at the bonding interface

Engineering Contradiction:
Improvesubstrate resistivityVSAvoidsurface contamination impact
Core Design Contradiction:
ReliabilityVSObject-affected harmful factors

Solution Approach 1:

The thin dielectric material layer is deposited on the HR silicon substrate before bonding, serving as a preliminary protective barrier. This preliminary action prevents surface contaminants from directly contacting and affecting the substrate during the bonding process, thereby maintaining high resistivity characteristics even when contamination occurs.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The dielectric material layer acts as an intermediary barrier between external contaminants and the HR silicon substrate. This intermediary structure encapsulates contaminants away from the substrate, preventing them from forming low resistivity regions and maintaining the electrical properties of the substrate.

Inventive Principle:
Principle #24Intermediary (Mediator)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The method effectively maintains high resistivity and stability of the polycrystalline silicon layer, reducing the impact of heat treatments and minimizing resistivity drops, thereby enhancing the performance and reliability of radiofrequency devices.

Implementation Method 1

formation of a dielectric material layer, such as silicon nitride or silicon oxide, between the high resistivity silicon substrate and the polycrystalline silicon layer... to prevent recrystallization

Methodology Applied
Scientific EffectPhysical containment: Physical Containment

Implementation Method 2

trap contaminants, ensuring the polycrystalline silicon layer maintains high resistivity and stability during thermal processes

Methodology Applied
Scientific EffectAdsorption: Adsorption

Data Source

PatentEP2689453B1Manufacturing method for a semiconductor on insulator type substrate for radiofrequency applications
Publication Date: 2020.11.04 SOITEC SA
  • EP2689453B1 patent drawingFigure 1~2
  • EP2689453B1 patent drawingFigure 3~4B
  • EP2689453B1 patent drawingFigure 4C~4D

AI summary

The invention relates to a method for manufacturing a semiconductor on insulator type substrate for radiofrequency applications, comprising the following steps in sequence: (a) provision of a silicon substrate (1) with an electrical resistivity of more than 500 Ohm. cm, (b) formation of a polycrystalline silicon layer (4) on said substrate (1), said method comprising a step between steps a) and b) to form a dielectric material layer (5), different from a native oxide layer, on the substrate (1), between 0.5 and 10 nm thick.