SOI Substrate Fabrication via Ion Implantation Splitting
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional methods for forming Silicon on Insulator (SOI) substrates face challenges in controlling the thickness and surface roughness of the top silicon layer, leading to defects in semiconductor devices due to high surface roughness and difficulty in maintaining the thinness of the top silicon layer.
Innovation Solution
A method involving the formation of a silicon-germanium layer on a baseplate, followed by an ion implanted layer, and subsequent annealing to split the silicon-germanium layer, allowing for the removal of the silicon-germanium layer to expose a controlled top silicon layer, with the ion implanted layer located in the baseplate or silicon-germanium layer rather than the top silicon layer, thus avoiding thickness and surface roughness issues.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Manufacturing precision
If conventional smart cut process is used to form SOI substrate, then the top silicon layer can be formed, but the surface roughness of the top silicon layer becomes high leading to defects in semiconductor devices
Solution Approach 1:
The patent applies preliminary action by performing chemical mechanical polishing on the top silicon layer before forming semiconductor devices. This advance surface treatment ensures that the surface roughness is reduced to an acceptable level (Ra ≤ 0.5 nm) before device fabrication begins, preventing defects that would otherwise occur during subsequent processing steps.
Solution Approach 2:
The patent changes the surface finish parameter of the top silicon layer through chemical mechanical polishing, transforming the surface roughness from a high state (after smart cut) to a low state (suitable for device fabrication). This parameter transformation directly addresses the contradiction between achieving the top silicon layer structure and maintaining surface quality.
2Reliability
If the top silicon layer is made thin to achieve ETSOI substrate with low short-channel effect, then electrical properties improve, but it becomes difficult to control thickness and avoid defects during polishing
Solution Approach 1:
The patent optimizes multiple parameters including the initial thickness of the top silicon layer, the polishing pressure, speed, and duration, as well as the properties of the polishing slurry. These parameter adjustments enable precise thickness control during polishing, ensuring that even ultrathin layers (for ETSOI applications) are processed without defects while maintaining the thickness needed for low short-channel effect.
Solution Approach 2:
The patent replaces traditional mechanical grinding methods with chemical mechanical polishing, which provides superior control over ultrathin silicon layers. The chemical component of the polishing process allows for more uniform and predictable material removal, enabling precise thickness control of the top silicon layer while achieving the smooth surface required for defect-free device fabrication.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach enables precise control over the thickness and surface roughness of the top silicon layer, reducing defects in semiconductor devices and improving electrical properties by facilitating the formation of semiconductor devices on a smooth surface without the need for additional polishing processes.
Implementation Method 1
An ion implanted layer may be formed in one of the silicon-germanium layer and the first baseplate
Implementation Method 2
A first annealing process may be performed to anneal the one of the silicon-germanium layer and the first baseplate to split at the ion implanted layer
Data Source
AI summary
An SOI substrate and a method for forming the SOI substrate are provided. An SOI substrate can be formed by forming a silicon-germanium layer on a first baseplate. A top silicon layer can be formed on the silicon-germanium layer. A first insulating layer can be formed on the top silicon layer. An ion implanted layer can be formed in one of the silicon-germanium layer and the first baseplate. A second baseplate can be bonded to the first insulating layer. A first annealing process can be performed to anneal and split the one of the silicon-germanium layer and the first baseplate at the ion implanted layer. The silicon-germanium layer can be removed from the top silicon layer to expose the top silicon layer and to form the SOI substrate comprising the first insulating layer formed between the top silicon layer and the second baseplate.