Solid State Memory Device Direct PCI Bus Access
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing computer systems experience performance loss due to the requirement of intermediate data bussing and bridging between removable solid-state memory devices and the host system bus, leading to slower read and write speeds and increased complexity in interfacing.
Innovation Solution
A method that enables a removable or fixed data storage device with a non-volatile memory to be directly accessible as an operating system-standard disk to a main bus, using a peripheral component interface (PCI) ported to a memory controller, with integrated disk and bus control registers, eliminating the need for intermediary buses or channels.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If intermediate data bussing and bridging components are used between removable solid-state memory devices and the host system bus, then device compatibility and recognizability are improved, but read and write access speeds deteriorate
Solution Approach 1:
The patent extracts and eliminates the intermediate bus and bridge components from the data path between the solid-state memory device and the host system bus. By removing these intermediary elements, the invention creates a direct connection that maintains device compatibility while eliminating the performance bottleneck caused by multiple data transmission hops.
Solution Approach 2:
The invention merges the device interface and host bus interface into a unified direct connection architecture. The solid-state memory device is designed with an integrated interface that directly terminates on the host system bus, combining what were previously separate intermediate components into a single direct data path, thereby improving speed while maintaining compatibility.
2Adaptability or versatility
If intermediate bus components are imposed between the data storage element and the host system bus, then device interface compatibility is improved, but system complexity increases
Solution Approach 1:
The patent removes the intermediate bus and bridge components from the interfacing architecture. By extracting these unnecessary elements, the invention simplifies the overall system while maintaining device compatibility through the use of standardized direct interface protocols between the solid-state memory device and the host system bus.
Solution Approach 2:
The invention employs a universal direct interface design that can accommodate multiple device types and host configurations without requiring intermediate components. The integrated interface architecture provides multi-functionality, serving both compatibility and simplification goals simultaneously.
3Adaptability or versatility
If multiple interfacing components are used to connect the memory device to the host system, then protocol compatibility is improved, but physical space requirements increase
Solution Approach 1:
The patent combines multiple interfacing functions into a single integrated direct connection. The solid-state memory device incorporates all necessary interface logic and protocol handlers within its own architecture, eliminating the need for separate intermediate bus and bridge components, thereby reducing physical space requirements while maintaining protocol compatibility.
Solution Approach 2:
The invention implements a nested interface architecture where the device interface protocols are embedded within the device itself rather than requiring external intermediate components. This nesting approach allows multiple protocol layers to be contained within the compact device structure, reducing overall physical footprint.
Data Source
AI summary
A method is provided for enabling electronic representation of a removable or fixed data storage device having a non-volatile memory as an operating system-standard disk directly accessible to a main bus of a computing appliance having a peripheral component interface connector and a motherboard. The method includes the acts (a) providing a peripheral component interface ported to a memory controller on the device, the memory controller for controlling host access to the non-volatile memory, (b) providing disk control registers and or bus control registers including appropriate disk and or bus protocols and commands in the peripheral component interface on the device, and (c) connecting the device to the peripheral component interface connector of the computing appliance.