Source Driver Output Buffer Slew Rate Compensation

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The increasing power consumption of display devices, particularly in high-resolution and high-speed applications, is a significant challenge due to the high power consumption of the analog portion of the display driver integrated circuit (DDI), with the source driver accounting for a substantial portion of this consumption.

Innovation Solution

An output buffer circuit is designed with an operational amplifier, a slew rate compensating circuit, an output path circuit, and a feedback path circuit to generate a compensation current that increases the slew rate of the amplifier output voltage signal, reducing power consumption by extending the supply time of the compensation current using a feedback voltage signal with a lower slew rate.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If the resolution, size and/or operation speed of the display device is increased, then the display performance is improved, but the power consumption of the display device is increased

Engineering Contradiction:
Improvedisplay performanceVSAvoidpower consumption
Core Design Contradiction:
ProductivityVSUse of energy by moving object

Solution Approach 1:

The output buffer circuit is divided into multiple independent functional modules: operational amplifier, slew rate compensating circuit, output path circuit, and feedback path circuit. Each module performs a specific function, allowing for optimized power management of individual components while maintaining overall high-performance display output

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The slew rate compensating circuit dynamically adjusts the compensation current based on the difference between input voltage signal and feedback voltage signal. By changing the compensation current parameter in response to signal conditions, the circuit achieves high slew rate when needed while reducing power consumption during normal operation

Inventive Principle:
Principle #35Parameter changes

2Speed

If the slew rate of the amplifier output voltage signal is increased, then the signal transmission speed is improved, but the power consumption of the output buffer circuit is increased

Engineering Contradiction:
Improveslew rateVSAvoidpower consumption
Core Design Contradiction:
SpeedVSUse of energy by moving object

Solution Approach 1:

The feedback path circuit feeds back a portion of the output signal to the slew rate compensating circuit. The compensating circuit compares the feedback voltage signal with the input voltage signal and generates compensation current accordingly, creating a closed-loop system that maintains high slew rate while optimizing power consumption through automatic regulation

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The compensation current is dynamically adjusted based on the instantaneous difference between input and feedback voltage signals. The slew rate compensating circuit activates strong compensation current only when the voltage difference exceeds a threshold, and reduces or disables compensation current when the difference is small, making the power consumption adaptive to actual signal conditions

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS11515848B2Source driver having an output buffer circuit with slew rate compensation and display device thereof
Publication Date: 2022.11.29 SAMSUNG ELECTRONICS CO LTD
  • US11515848B2 patent drawing
  • US11515848B2 patent drawing
  • US11515848B2 patent drawing

AI summary

An output buffer circuit includes an operational amplifier configured to generate an amplifier output voltage signal based on an input voltage signal and on a compensation current, a slew rate compensating circuit configured to generate the compensation current to increase a slew rate of the amplifier output voltage signal based on a difference between the input voltage signal and a feedback voltage signal, an output path circuit connected between the operational amplifier and an output pad, the output path circuit configured to transfer the amplifier output voltage signal to generate a pad output voltage signal through the output pad, and a feedback path circuit, the feedback path circuit connected between the slew rate compensating circuit and a feedback input node that is on the output path circuit, the feedback path circuit configured to generate the feedback voltage signal.