Source-Synchronous Signal Routing Across Metal Layers for Low Crosstalk
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The challenge in chip networks is the significant chip area requirement due to critical pipe dimensions, leading to reduced computational capacity, and the issue of crosstalk causing signal corruption when signal density increases, resulting in improper arrival times of signals at destination circuitry.
Innovation Solution
The implementation of source synchronous timing by saturating available resources across different metal layers with varying RC characteristics, using a proportional allocation of signals to ensure synchronized arrival times by interleaving and staggering signal propagation paths to mitigate crosstalk.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Area of stationary object
If signal density is increased to reduce pipe dimensions, then area usage is improved, but crosstalk occurs causing signal corruption
Solution Approach 1:
The patent transitions from two-dimensional signal routing to three-dimensional routing by utilizing multiple metal layers. Signals are distributed across different layers (e.g., metal layer 0, metal layer 1, etc.) to increase spatial separation and reduce crosstalk while maintaining high signal density within the chip area.
Solution Approach 2:
The patent segments signals into different groups and routes them through different metal layers. By dividing the signal set and assigning specific groups to specific layers, the system reduces interference between adjacent signals while maximizing the use of available routing resources.
2Reliability
If signals are routed through multiple metal layers, then crosstalk is reduced, but path length variation increases causing timing skew
Solution Approach 1:
The patent applies different routing strategies to different signal groups based on their specific timing requirements and destination. Each signal group is assigned to metal layers with appropriate RC characteristics to achieve synchronized arrival times at their respective destinations, accounting for local variations in path length and layer properties.
Solution Approach 2:
The patent changes the physical parameters of signal paths by selecting specific metal layers with different RC characteristics. By adjusting which metal layer a signal group uses, the system compensates for path length variations and achieves synchronized signal arrival despite the three-dimensional routing complexity.
3Productivity
If pipe dimensions are reduced to increase computational capacity, then productivity is improved, but signal coupling increases causing crosstalk
Solution Approach 1:
The patent resolves the crosstalk issue by moving from planar (2D) routing to spatial (3D) routing across multiple metal layers. This dimensional transition allows signals to be closely packed in the chip plane while maintaining physical separation through vertical layering, thus achieving high computational capacity without excessive crosstalk.
Data Source
AI summary
A method, computer program product, and computing system for identifying a plurality of signal propagation tracks within an integrated circuit, where the plurality of signal propagation tracks include metal layers in a metal stack within the integrated circuit. A plurality of candidate signal propagation paths are generated by determining a ratio of metal layer portions from a combination of discrete metal layer portions. The candidate signal propagation paths are divided into a plurality of candidate signal propagation path groups. A first set and a second set of propagation paths are generated from the plurality of candidate signal propagation paths, where the second set of signal propagation paths are variably offset from the first set of signal propagation paths.