2D Spin Qubit Array Layout for Scalable Quantum Readout

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Scaling quantum computers to a large number of qubits is challenging due to inefficiencies in die space utilization and limited interactions between qubits in linear arrays, particularly for those located far apart.

Innovation Solution

A two-dimensional array of qubits with single-electron transistors arranged above and below, allowing for interactions with nearby qubits, and a multi-layer interconnection stack for increased connectivity.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Ease of manufacture

If a linear array of qubits is used, then the structure is simple and easy to manufacture, but the die space utilization becomes inefficient and interactions between distant qubits are limited

Engineering Contradiction:
Improveease of manufactureVSAvoiddie space utilization
Core Design Contradiction:
Ease of manufactureVSArea of stationary object

Solution Approach 1:

The patent transitions from a one-dimensional linear array to a two-dimensional grid array of qubits. This dimensional change allows qubits to be arranged in rows and columns, improving die space utilization by packing qubits more efficiently on the chip surface while maintaining manageable connectivity through localized interactions with neighboring qubits in the grid structure.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

2Device complexity

If a linear array of qubits is used, then the device complexity is low, but the interaction capability between distant qubits is limited

Engineering Contradiction:
Improvedevice complexityVSAvoidinteraction capability
Core Design Contradiction:
Device complexityVSAdaptability or versatility

Solution Approach 1:

By organizing qubits in a two-dimensional grid rather than a linear array, the system enables qubits to interact with multiple neighbors in different directions (horizontal and vertical), thereby enhancing interaction capability and versatility without proportionally increasing device complexity.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Solution Approach 2:

The patent introduces separate control mechanisms for different qubit interactions, including dedicated control lines for horizontal and vertical neighbors, and distinct mechanisms for two-qubit gates versus measurement operations. This segmentation allows independent optimization of different interaction types while maintaining overall system manageability.

Inventive Principle:
Principle #1Segmentation

3Quantity of substance

If the number of qubits is increased, then the computational power is improved, but the initialization time increases

Engineering Contradiction:
Improvenumber of qubitsVSAvoidinitialization time
Core Design Contradiction:
Quantity of substanceVSLoss of time

Solution Approach 1:

The patent divides the large-scale qubit array into smaller functional blocks or modules, each with its own initialization sequence. This segmentation allows parallel initialization of multiple blocks simultaneously, reducing the total initialization time compared to sequentially initializing a monolithic array of the same size.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The system performs preliminary preparation of qubit states and control line configurations before full operational initialization. By pre-establishing certain quantum states and control configurations, the system reduces the time required for complete system initialization when scaling to larger qubit numbers.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS20250351743A1Technologies for scalable spin qubit arrays
Publication Date: 2025.11.13 INTEL CORP
  • US20250351743A1 patent drawing
  • US20250351743A1 patent drawing
  • US20250351743A1 patent drawing

AI summary

Technologies for two-dimensional spin qubit arrays are disclosed. In an illustrative embodiment, a quantum processor die includes a two-dimensional array of spin qubits. Single-electron transistors (SETs) are arranged near an upper and lower boundary around the two-dimensional array of spin qubits. Each SET may be positioned to be able to read, e.g., qubits from two rows, allowing for the state of four rows of qubits to be read by the SETs above and below the array of qubits. The two-dimensional array of spin qubits may allow for a large number of physical and logical qubits in communication with each other, allowing for large scale quantum computation.