Split Capacitor Clamp Circuit for Class D Amplifier Overshoot

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Class D power amplifiers face reliability issues due to high voltages across drain, gate, and source nodes caused by parasitic inductance and overshoot voltages, leading to potential device failure, and existing solutions either consume excessive power or require large die area.

Innovation Solution

A class D power amplifier design incorporating active clamp circuits and filter bank circuits with split capacitors to control and reduce these voltages, utilizing a class D driver circuit with active clamp circuits coupled to output transistors and filter bank circuits to stabilize voltages, thereby reducing overstress and power consumption.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If a large capacitor is used in the filter bank circuit to reduce VDS, VGS, and VGD, then the voltage stress on output transistors is reduced, but the die area increases

Engineering Contradiction:
Improvetransistor voltage stressVSAvoiddie area
Core Design Contradiction:
ReliabilityVSArea of stationary object

Solution Approach 1:

The single large capacitor in the filter bank circuit is segmented into multiple smaller capacitors (e.g., four 100pF capacitors instead of one 400pF capacitor). This segmentation maintains the equivalent capacitance value needed for voltage stress reduction while significantly reducing the total die area occupied, as multiple small capacitors can be more efficiently packed than a single large capacitor.

Inventive Principle:
Principle #1Segmentation

2Reliability

If a supply clamp is used to reduce VDS, VGS, and VGD, then the voltage stress on output transistors is reduced, but the power consumption increases

Engineering Contradiction:
Improvetransistor voltage stressVSAvoidpower consumption
Core Design Contradiction:
ReliabilityVSUse of energy by moving object

Solution Approach 1:

The filter bank circuit with segmented capacitors provides dynamic voltage suppression that adapts to the switching conditions of the class D amplifier. The capacitors naturally charge and discharge during switching transitions, providing voltage stress reduction only when needed during transient conditions, rather than continuously consuming power like an active supply clamp would require.

Inventive Principle:
Principle #15Dynamics

3Reliability

If continuous monitoring and adjustment of output transistor voltages is implemented, then device reliability is improved, but the device complexity increases

Engineering Contradiction:
Improvedevice reliabilityVSAvoidcircuit complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The segmented capacitor filter bank circuit provides automatic voltage stress suppression without requiring external monitoring or control mechanisms. The capacitors self-charge and self-discharge based on the switching activity of the output transistors, naturally suppressing voltage spikes and stress conditions through passive energy storage and release, eliminating the need for complex active control circuits.

Inventive Principle:
Principle #25Self-service

Data Source

PatentUS8947163B2Split capacitors scheme for suppressing overshoot voltage glitches in class D amplifier output stage
Publication Date: 2015.02.03 QUALCOMM INC
  • US8947163B2 patent drawing
  • US8947163B2 patent drawing
  • US8947163B2 patent drawing

AI summary

A class D power amplifier is provided. The class D power amplifier includes a class D driver circuit having a plurality of output transistors, at least one active clamp circuit coupled to at least one output transistor of the plurality of output transistors, and at least one filter bank circuit coupled to the at least one active clamp circuit for controlling a voltage of the at least one output transistor. Accordingly, a voltage across a drain node and source node (VDS), a voltage across a gate node and source node (VGS), and a voltage across the gate node and drain node (VGD) of the output transistors is reduced to increase reliability of the power amplifier while consuming less power and utilizing less die area.