Split-Leg Ground Pin Layout for DDR5 Crosstalk Shielding

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

In DDR5 memory systems, a single ground pin may not provide sufficient protection against crosstalk between adjacent signal pins, leading to undesired signal interference.

Innovation Solution

The use of a ground pin with split parallel legs, where one leg is oriented parallel to a first signal pin and another leg is oriented parallel to a second signal pin, effectively increases the signal-to-ground ratio from 1:1 to 1:2 or higher, reducing crosstalk while maintaining compatibility with DDR5 layouts.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Object-affected harmful factors

If a single ground pin is used between signal pins, then the connector structure is simple and compatible with standard layouts, but the protection against crosstalk is insufficient leading to signal interference

Engineering Contradiction:
Improvecrosstalk protectionVSAvoidground pin structure
Core Design Contradiction:
Object-affected harmful factorsVSDevice complexity

Solution Approach 1:

The ground pin is divided into multiple parallel legs (first leg and second leg) that extend in different directions. Each leg is positioned to shield adjacent signal pins, effectively segmenting the crosstalk protection function across multiple orientations while maintaining a single pin connector structure.

Inventive Principle:
Principle #1Segmentation

2Object-affected harmful factors

If multiple ground pins are added to reduce crosstalk, then signal integrity improves, but the connector complexity and deviation from DDR5 layout increase

Engineering Contradiction:
Improvesignal interferenceVSAvoidlayout compatibility
Core Design Contradiction:
Object-affected harmful factorsVSAdaptability or versatility

Solution Approach 1:

The single ground pin with multiple legs serves multiple shielding functions simultaneously. The first leg shields one side of the signal pin while the second leg shields the other side, allowing one pin connector to perform the function of multiple ground pins and maintain compatibility with DDR5 connector layouts.

Inventive Principle:
Principle #6Universality (Multi-functionality)

3Object-affected harmful factors

If ground pins are repositioned to improve crosstalk reduction, then signal protection improves, but compatibility with established DDR5 physical arrangements is lost

Engineering Contradiction:
Improvenear-end and far-end crosstalkVSAvoidDDR5 layout compatibility
Core Design Contradiction:
Object-affected harmful factorsVSAdaptability or versatility

Solution Approach 1:

Instead of adding ground pins in the horizontal dimension (which would change the layout), the solution extends the ground pin functionality in the vertical dimension by adding multiple legs that extend downward from a single pin connector position, maintaining layout compatibility while improving shielding.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Data Source

PatentUS12237620B2Device-to-device connection with multiple parallel ground pins
Publication Date: 2025.02.25 INTEL CORP
  • US12237620B2 patent drawing
  • US12237620B2 patent drawing
  • US12237620B2 patent drawing

AI summary

Examples described herein relate to a pin arrangement that includes a first signal pin; a second signal pin; and multiple parallel ground pins positioned between the first and second signal pins. In some examples, the multiple parallel ground pins are coupled to a single pin connector coupled to a first device and a single pin connector coupled to a second device. In some examples, a first leg of the multiple parallel ground pins is positioned parallel to a portion of the first signal pin and wherein a second leg of the multiple parallel ground pins is positioned parallel to a portion of the second signal pin. In some examples, the multiple parallel ground pins provide a 1:N signal to ground ratio for signals transmitted through at least a portion of the first and second signal pins, where N is greater than 1.