Split-PHY 10SPE Wake Detection via Digital Interface

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The existing 10SPE physical layer module designs face challenges in high voltage temperature processes, particularly with digital blocks susceptible to damage, and require efficient power management and wake detection mechanisms, while also needing to minimize pin usage in hardware interfaces to reduce costs.

Innovation Solution

A split-PHY architecture with a 3-pin hardware interface is adopted, where the PHY controller and PHY transceiver are separated, with the PHY transceiver capable of entering a low-power mode and detecting wake signals, and communicating their source to the PHY controller through a digital interface, allowing for efficient power management and reduced pin usage.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If digital blocks are used in high voltage temperature processes, then functionality is achieved, but susceptibility to damage increases

Engineering Contradiction:
Improvedamage susceptibilityVSAvoidvoltage temperature process damage
Core Design Contradiction:
ReliabilityVSObject-affected harmful factors

Solution Approach 1:

The PHY is divided into two separate components: PHY controller and PHY transceiver. The PHY controller contains digital blocks that are susceptible to damage in high voltage temperature processes, while the PHY transceiver handles analog signal processing. This segmentation isolates the vulnerable digital blocks from the harsh processing environment, reducing damage susceptibility.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

A digital interface acts as an intermediary between the PHY controller and PHY transceiver. This interface includes protection circuitry and level shifting mechanisms that shield the digital blocks from voltage spikes and temperature-related stress during high voltage temperature processes, while still allowing functional communication.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Adaptability or versatility

If more pins are allocated in hardware interface, then more functions can be implemented, but cost increases

Engineering Contradiction:
ImprovefunctionalityVSAvoidcost
Core Design Contradiction:
Adaptability or versatilityVSEase of manufacture

Solution Approach 1:

The digital interface pins are designed to serve multiple functions. For example, the same pins are used for both data transmission and wake detection, and for configuration and status reporting. This multi-functionality reduces the total pin count required while maintaining comprehensive functionality.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

Multiple signaling functions are merged into shared communication channels. The digital interface combines data communication, wake event notification, and device configuration into a unified pin structure, eliminating the need for separate dedicated pins for each function and thereby reducing overall pin count and cost.

Inventive Principle:
Principle #5Merging (Combining)

3Speed

If PHY transceiver remains active continuously, then wake detection is immediate, but power consumption increases

Engineering Contradiction:
Improvewake detection speedVSAvoidpower consumption
Core Design Contradiction:
SpeedVSUse of energy by moving object

Solution Approach 1:

The PHY transceiver dynamically transitions between active and low-power states based on operational requirements. During normal operation, it can enter sleep mode to conserve power, and is quickly activated when wake events are detected. This dynamic state management balances power consumption with wake detection responsiveness.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The system performs preliminary wake detection using minimal power-consuming circuits that can operate in low-power mode. These preliminary detection circuits monitor for wake events without requiring the full PHY transceiver to be active, enabling fast wake detection with minimal power consumption until full activation is required.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS12093103B2Wake source communication according to 10SPE local and remote wake and related systems, methods, and devices
Publication Date: 2024.09.17 MICROCHIP TECHNOLOGY INC
  • US12093103B2 patent drawing
  • US12093103B2 patent drawing
  • US12093103B2 patent drawing

AI summary

One or more examples relate, generally, to an apparatus. Such an apparatus includes a digital interface, a wake detect logic, and a power management connection. The digital interface may define a physical layer transceiver side of a connection between a physical layer transceiver and a physical layer controller, respectively of a 10SPE physical layer. The wake detect logic may communicate a source of detected wake from the physical layer transceiver to the physical layer controller via the digital interface. The power management connection may operatively couple to an enable connection of a switched voltage regulator.