Storage Device Squelch Circuit Power Management
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing storage devices, such as UFS systems, face inefficiencies in power management during idle modes due to the need to power on squelch circuits for signal level detection, leading to unnecessary power consumption.
Innovation Solution
Implementing a mechanism where the squelch circuit is powered off during idle modes and only powered on when a reference clock is detected, allowing the UFS device to switch between idle and active modes based on the presence or absence of the reference clock.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If the squelch circuit is powered on continuously to detect signal level changes, then the storage device can respond quickly to active mode transitions, but power consumption increases during idle modes
Solution Approach 1:
The squelch circuit's power state is made dynamic rather than static. The circuit transitions between powered-on and powered-off states based on the operational mode (idle vs. active), allowing the system to optimize between power consumption and response capability at different times
Solution Approach 2:
The squelch circuit operates periodically - powered on only when needed for active mode transitions and powered off during idle periods. This periodic operation eliminates continuous power consumption while maintaining the ability to respond when required
2Use of energy by moving object
If the squelch circuit is powered off during idle mode to save power, then power consumption decreases, but the ability to detect signal level changes is lost
Solution Approach 1:
The system prepares for potential detection needs by maintaining the ability to quickly power on the squelch circuit when active mode transitions are detected, rather than maintaining continuous detection capability
Solution Approach 2:
The storage device autonomously manages the squelch circuit's power state based on its own operational status, deciding when to power on or off without external intervention, thereby optimizing power consumption while maintaining detection capability when needed
Data Source
Figure 1
Figure 2
Figure 3
AI summary
Disclosed is a storage device which includes an interface circuit that exchanges data with a host device, and a power management unit that supplies a power to the interface circuit. The interface circuit includes a first input terminal receiving a first signal from the host device, a second input terminal receiving a second signal complementary to the first signal from the host device, a receive module processing the first signal and the second signal, a squelch circuit detecting levels of the first signal and the second signal, and a reference clock detector detecting whether a reference clock for operating the storage device is received. The power management unit selectively supplies a power to the squelch circuit based on a result of the detection by the reference clock detector.