SRAM Cell Metal Routing for Lithography and Stability
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
As semiconductor memory devices are scaled down, the stability of SRAMs is impacted, and existing lithography and etch processes face challenges in ensuring metal routing and island printing, particularly at 22 nm and beyond, requiring improved cell structures for high-density and high-current applications.
Innovation Solution
The implementation of two different metal routing schemes on a single chip, with varying cell layouts optimized for high-density and high-current applications, including distinct conductive layer configurations and vias arrangements to enhance lithography compatibility and reduce coupling capacitance.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Manufacturing precision
If multiple lithography and etch steps are used to ensure metal routing and island printing, then manufacturing precision is improved, but device complexity increases
Solution Approach 1:
The patent implements two different metal routing schemes (first and second schemes) on the same chip, where each scheme serves different application requirements (high-density vs. high-current). This multi-functionality allows a single chip to accommodate diverse applications without requiring separate chips, thereby improving manufacturing precision for different applications while managing overall device complexity through a unified fabrication process.
Solution Approach 2:
The patent applies local quality by having different cell layouts in different regions of the chip. Specifically, first cell layouts are used for high-density applications while second cell layouts are used for high-current applications. This allows each region to be optimized for its specific purpose, improving manufacturing precision locally while the overall chip structure remains manageable.
2Area of moving object
If reduced island sizes and spacers are used, then area of moving object is reduced, but manufacturing precision becomes more challenging
Solution Approach 1:
The patent introduces a dual routing scheme dimension, where metal routing can occur in different conductive layers with different geometric arrangements. By utilizing multiple conductive layers and different routing patterns (first and second schemes), the patent achieves high-density integration without excessively reducing island sizes, thereby maintaining manufacturing precision while reducing overall area.
3Adaptability or versatility
If two different metal routing schemes are implemented, then adaptability is improved, but device complexity increases
Solution Approach 1:
The patent implements two different metal routing schemes (first and second schemes) on the same chip, where each scheme serves different application requirements (high-density vs. high-current). This multi-functionality allows a single chip to accommodate diverse applications without requiring separate chips, thereby improving manufacturing precision for different applications while managing overall device complexity through a unified fabrication process.
Data Source
AI summary
A semiconductor cell comprises a plurality of metal layers. A first layer comprises a VDD conductor, a bit-line, and a complimentary bit-line. Each of the VDD conductor, the bit-line, and the complementary bit-line extend in a first direction. A second layer comprises a first VSS conductor and a first word-line. The VSS conductor and the first word-line extend in a second direction different than the first direction. A third layer comprises a second VSS conductor. The second VSS conductor extends in the first direction. A fourth layer comprises a second word-line. The second word-line extends in the second direction. The first word-line is electrically coupled to the second word-line.