SRAM Cell Transistor Threshold Voltage Optimization
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional 8T SRAM cells experience misreading issues due to shared channel ion implantation and identical threshold voltages among NMOS transistors, leading to leakage current and cell current imbalances when writing and reading data.
Innovation Solution
The SRAM cell design incorporates transistors with distinct threshold voltages, where the write pass-gate NMOS transistors have a threshold voltage higher than the cross-coupled inverter transistors by about 10% or more, and the read pass-gate transistor has a threshold voltage either equal or lower, to reduce leakage current and enhance cell current for accurate data storage and retrieval.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Ease of manufacture
If shared channel ion implantation is used for all NMOS transistors in conventional 8T SRAM cells, then manufacturing process is simplified, but leakage current increases and reading accuracy deteriorates due to identical threshold voltages
Solution Approach 1:
The patent applies different ion implantation doses to different NMOS transistor groups: a first dose for cross-coupled inverter transistors and a second dose for pass-gate transistors. This creates local threshold voltage variations that improve reading accuracy by preventing misreading while maintaining manufacturing feasibility through a single implantation step with spatially selective dosing.
2Stability of the object's composition
If identical threshold voltages are assigned to all NMOS transistors, then device uniformity is maintained, but leakage current increases and cell current balance is lost
Solution Approach 1:
Different threshold voltages are assigned to different transistor groups based on their functional requirements: cross-coupled transistors use one threshold voltage for stability, while pass-gate transistors use a different threshold voltage to minimize leakage. This local differentiation reduces overall leakage current while maintaining device uniformity within each functional group.
3Loss of energy
If higher threshold voltage is used for pass-gate transistors, then leakage current is reduced, but cell current decreases affecting read speed
Solution Approach 1:
The patent optimizes the threshold voltage parameter for pass-gate transistors by applying a specific ion implantation dose that achieves an optimal balance: high enough to reduce leakage current but not so high as to excessively reduce cell current. This parameter optimization ensures both low leakage and adequate read speed performance.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This design effectively reduces leakage current and enhances cell current, minimizing data misreading and ensuring reliable data storage and retrieval in SRAM cells.
Implementation Method 1
Conventional 8T SRAM cells experience misreading issues due to shared channel ion implantation and identical threshold voltages among NMOS transistors
Data Source
AI summary
A static random access memory (SRAM) cell includes a pair of cross-coupled inverters having a first node and a second node. A first transistor is coupled between the first node and a first bit line. A second transistor is coupled between the second node and a second bit line. A third transistor is coupled with the first node. The third transistor has a threshold voltage that is higher than that of a fourth transistor of the pair of cross-coupled inverters by about 10% or more. A fifth transistor is coupled between the third transistor and a third bit line.