SRAM Central Driver Circuitry for Wire Delay Reduction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional SRAM devices face challenges in reducing wire delay, especially in large memory devices, due to high parasitic resistance and capacitance in metal wires, leading to increased complexity, power consumption, and physical size.
Innovation Solution
The SRAM apparatus employs a central driver circuitry with a number of driver units equal to the total number of segments in the memory arrays, each connected through a corresponding metal control line. This configuration reduces the load on each metal control line, improving the word line slew rate and reducing delay.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If multiple drivers are used as buffers to route critical signals via multiple segments, then signal reachability to far end memory arrays is improved, but device complexity and power consumption increase
Solution Approach 1:
The memory array is divided into multiple segments along the word line direction, with each segment served by a dedicated driver. This segmentation allows critical signals to reach far-end memory cells while distributing the driving load across multiple drivers, avoiding the need for complex multi-stage buffering structures.
Solution Approach 2:
The patent introduces a two-dimensional driver arrangement where drivers are distributed both along the word line direction (to serve different segments) and in a manner that optimizes signal distribution. This spatial distribution in multiple dimensions reduces the need for complex sequential buffering while ensuring signal reachability.
2Reliability
If multiple drivers are used as buffers to route critical signals, then signal reachability is improved, but power consumption increases
Solution Approach 1:
By segmenting the memory array and assigning dedicated drivers to each segment, the patent eliminates the need for multiple buffering stages. Each driver directly drives its corresponding segment, reducing the total number of active driving elements and thereby lowering overall power consumption while maintaining signal reachability.
Solution Approach 2:
The patent extracts and removes the redundant buffer repeaters from the conventional multi-stage routing structure. By directly connecting drivers to segment lines without intermediate buffering, the design eliminates unnecessary power-consuming components while preserving signal distribution capability.
3Object-affected harmful factors
If two metal layers are used to route word line, then parasitic resistance and capacitance delay are reduced, but wire delay at far end remains high in large memory devices
Solution Approach 1:
The word line routing is segmented into multiple independent segment lines, each driven by a dedicated driver. This segmentation reduces the effective length of each wire segment, thereby reducing the parasitic RC delay and wire delay at far-end memory cells, even in large memory devices.
Solution Approach 2:
The patent utilizes multiple metal layers strategically to route different word line segments, optimizing the three-dimensional wiring architecture. By distributing segments across different metal layers and optimizing via placements, the design reduces cumulative parasitic effects and improves signal timing.
Data Source
AI summary
Various example embodiments of the inventive concepts include a SRAM apparatus including a left memory array and right memory array, each of the left memory array and the right memory array including a left memory array and a right memory array, each comprising a plurality of columns, the plurality of columns in each of the left memory array and the right memory array divided into a plurality of segments, and each of the segments comprising a plurality of memory bit cells, and central driver circuitry comprising a plurality of driver devices, each of the plurality of driver devices communicatively connected to a corresponding segment of the plurality of segments through a corresponding metal control line of a plurality of metal control lines, the central driver circuitry configured to route at least one array signal to at least one segment of the plurality of segments.