SRAM Write Stability via Dummy Cell Voltage Reduction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
As SRAM memory cells become miniaturized, the reduced power voltage applied during write operations can lead to instability in write operations due to insufficient voltage reduction, affecting the speed and reliability of data storage.
Innovation Solution
Incorporating a dummy cell with wider access transistors in parallel with the memory cell, connected to a common word line, which draws current to reduce the applied voltage, assisted by a write assist circuit that subtracts the transistor threshold voltage from the power voltage, stabilizing the voltage applied to the memory cell during write operations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Volume of moving object
If SRAM memory cells are miniaturized to reduce device size, then device integration density is improved, but write operation stability deteriorates due to insufficient voltage reduction
Solution Approach 1:
A dummy cell is introduced as an intermediary element between the voltage control unit and the actual memory cells. The dummy cell's access transistors draw additional current during write operations, acting as a mediator to achieve the necessary voltage reduction that miniaturized memory cells cannot achieve on their own. This intermediary structure enables stable write operations in scaled-down memory cells without requiring changes to the core memory cell design.
2Power
If access transistor width is increased in dummy cell to enhance current drawing capability, then voltage reduction effectiveness is improved, but device area increases
Solution Approach 1:
The dummy cell is strategically positioned at the edge of the memory cell array where it occupies otherwise unused space. By concentrating the current-drawing function in this localized region with wider access transistors, the design achieves enhanced voltage reduction capability without significantly increasing the area of functional memory cells. The local quality enhancement is confined to a specific location that does not compromise overall array density.
3Reliability
If controlled voltage is reduced during write operations to improve write stability, then write operation reliability is improved, but speed of write operation deteriorates
Solution Approach 1:
The voltage control system dynamically adjusts the voltage applied to memory cells based on the operation type. During write operations, the dummy cell's access transistors are activated to reduce voltage to a level that ensures stable data writing. The system transitions between different voltage states (normal read voltage vs. reduced write voltage) depending on operational requirements, optimizing both speed and reliability for each operation type without permanent compromise.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach enables faster and more stable write operations by ensuring a reduced controlled voltage is applied to the memory cell, enhancing the voltage margin and operational reliability of SRAM devices.
Implementation Method 1
current is drawn into the dummy memory cell such that a reduced controlled voltage is applied to the memory cell
Data Source
AI summary
A semiconductor memory device includes a plurality of word lines, a plurality of pairs of bit lines and complementary bit lines, and a plurality of memory cells, each memory cell being disposed at a region where a respective word line and a pair of a bit line and a complementary bit line cross each other. A voltage control unit controls a power voltage to obtain a controlled voltage appliable to the memory cells in response to a control signal that controls an operation of the memory cells. At least one dummy cell is disposed between the voltage control unit and the memory cells and is configured to reduce the controlled voltage to a predetermined level.