SRAM Gate Metal Jumper With Self-Aligned Inverter Extension

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The intricate patterning of cross-coupled inverters in SRAM cells is challenging due to their small size and tight integration, requiring advanced lithography techniques and precise alignment, which can lead to defects and performance issues as semiconductor technology advances to smaller nodes.

Innovation Solution

A self-aligning gate extension is formed above the pass gate, using a high-K metal gate material to extend electrical connectivity without relying on direct patterning or etching over the inverter, ensuring insulation from bitline contacts and reducing the risk of misalignment or shorting.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Manufacturing precision

If advanced lithography techniques are used for patterning cross-coupled inverters, then manufacturing precision can be improved, but device complexity and process difficulty increase

Engineering Contradiction:
Improvepatterning precisionVSAvoidprocess complexity
Core Design Contradiction:
Manufacturing precisionVSDevice complexity

Solution Approach 1:

The inverter gate is segmented into two distinct parts: the main gate structure and the gate extension. The main gate is formed using standard lithography processes, while the gate extension is formed separately using a self-aligned etching process that eliminates the need for additional lithography steps over the pass gate. This segmentation allows each part to be optimized independently, improving overall manufacturing precision without proportionally increasing process complexity.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The gate extension gap is etched into the separating insulator before the inverter gate material is deposited. This preliminary action creates a pre-defined pathway that guides the self-aligned formation of the gate extension, ensuring precise positioning without requiring additional lithography alignment steps. The preliminary etching of the gap establishes the geometric constraints that enable subsequent self-aligned material deposition.

Inventive Principle:
Principle #10Preliminary action

2Manufacturing precision

If direct patterning over the inverter is used to form gate extensions, then manufacturing precision can be improved, but the risk of defects and shorting increases

Engineering Contradiction:
Improvealignment precisionVSAvoiddefect risk
Core Design Contradiction:
Manufacturing precisionVSReliability

Solution Approach 1:

A separating insulator is introduced as an intermediary layer between the pass gate and the inverter gate extension. This insulator serves multiple functions: it provides electrical isolation to prevent shorting, acts as a mask for self-aligned etching to define the gate extension gap, and enables the gate extension to be formed without direct lithography over the pass gate. The intermediary insulator layer decouples the formation processes, reducing defect risk while maintaining precision.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The gate extension is formed using a self-aligned process where the inverter gate material automatically conforms to the pre-etched gap in the separating insulator. This self-aligned formation eliminates the need for additional lithography alignment steps that would increase the risk of misalignment defects and shorting. The process uses the insulator's geometry itself to define the extension's position, making the system self-correcting rather than relying on external alignment precision.

Inventive Principle:
Principle #25Self-service

3Area of stationary object

If tight integration of cross-coupled inverters is implemented, then area efficiency is improved, but manufacturing precision requirements increase

Engineering Contradiction:
ImproveSRAM cell areaVSAvoidpatterning precision
Core Design Contradiction:
Area of stationary objectVSManufacturing precision

Solution Approach 1:

The gate extension is formed in the vertical dimension by extending into the separating insulator layer, rather than requiring additional lateral patterning space. This vertical utilization of the insulator layer allows the gate extension to be formed without increasing the lateral footprint of the inverter, maintaining tight integration and small SRAM cell area while achieving the necessary electrical connectivity.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

4Reliability

If gate extensions are formed using high-K metal gate material, then electrical connectivity is improved, but manufacturing complexity increases

Engineering Contradiction:
Improveelectrical connectivityVSAvoidfabrication complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The formation of the gate extension using high-K metal gate material is merged with the main inverter gate formation process. Both the main gate and the gate extension receive the same high-K metal gate material deposition in a single continuous process step, eliminating the need for separate material deposition steps. This merging approach maintains excellent electrical connectivity through the high-K material while avoiding the added fabrication complexity of multiple distinct processing sequences.

Inventive Principle:
Principle #5Merging (Combining)

Data Source

PatentUS20250107059A1Gate metal jumper in stacked FET SRAM
Publication Date: 2025.03.27 INTERNATIONAL BUSINESS MACHINE CORPORATION
  • US20250107059A1 patent drawing
  • US20250107059A1 patent drawing
  • US20250107059A1 patent drawing

AI summary

A semiconductor structure may include a first pass gate oriented along a first line. A semiconductor structure may include a first inverter in line with the first line. The first inverter may include a first channel region, a second channel region stacked above the first channel region. The semiconductor structure may also include an inverter gate around the first channel region and the second channel region, with a gate extension above the pass gate.