SRAM Cell Isolation Gate for Read Stability
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
As semiconductor technology advances, the variability in electrical characteristics of transistors at sub-micron scales leads to increased read and write failures in SRAM cells, particularly in terms of cell stability and write margin, making it challenging to design memory cells that balance these factors effectively.
Innovation Solution
The introduction of an isolation gate connected between the input of one inverter and the opposite storage node in SRAM cells, controlled by a complementary metal-oxide-semiconductor (MOS) transistor pair, which is turned off during read cycles and write cycles for unselected columns, improves cell stability without compromising write margin.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If transistor feature sizes are shrunk to sub-micron range to increase memory capacity, then memory integration density is improved, but device variability increases leading to more read and write failures
Solution Approach 1:
The patent divides the conventional 6-transistor SRAM cell into a 4-transistor core latch and separate read/write access circuitry. This segmentation isolates the critical storage function from the access transistors, reducing the impact of device variability on overall cell reliability while maintaining high integration density.
Solution Approach 2:
The patent applies different design optimizations to different parts of the memory system: the 4-T latch uses strong feedback for stability, while access transistors are optimized for low variability. This local quality approach allows each component to be optimized for its specific function, improving overall reliability without sacrificing density.
2Reliability
If pass transistors are made stronger to improve write margin, then write capability is enhanced, but cell stability during read operations deteriorates
Solution Approach 1:
By separating the 4-T latch from the access transistors, the patent allows independent optimization of write strength and read stability. The access transistors can be made stronger for better write margin without directly affecting the latch stability, as the latch core maintains its own strong feedback path.
Solution Approach 2:
The patent introduces isolation gates as intermediary elements between the latch and bit lines. These isolation gates act as buffers that prevent direct coupling between strong write signals and the sensitive latch during read operations, allowing strong pass transistors without compromising read stability.
3Stability of the object's composition
If access transistors are made weaker to improve cell stability, then read stability is enhanced, but write capability deteriorates
Solution Approach 1:
The separation of latch and access transistors allows the access transistors to be optimized for low variability and moderate strength, while the latch core provides the necessary stability through its strong feedback mechanism. This eliminates the need to weaken access transistors for stability.
Solution Approach 2:
The patent changes the critical stability parameter from the access transistor strength to the latch feedback strength. By moving the stability function to the latch core with stronger feedback, the access transistors can maintain higher strength for better write capability without compromising overall cell stability.
4Reliability
If additional transistors are added to improve stability and write margin, then cell reliability is enhanced, but chip area and device complexity increase
Solution Approach 1:
The patent uses segmentation to achieve reliability improvements with minimal area penalty. By dividing the cell into 4-T latch and shared access transistors, the access transistors serve multiple cells, reducing the per-cell transistor count compared to conventional designs that would require additional transistors for each function.
Solution Approach 2:
The access transistors and isolation gates serve multiple functions: they enable both read and write operations, provide variability reduction, and act as isolation mechanisms. This multi-functionality allows the patent to improve reliability without adding dedicated transistors for each function, thus limiting complexity increase.
Data Source
AI summary
A solid-state memory in which stability assist circuitry is implemented within each memory cell. Each memory cell includes a storage element, such as a pair of cross-coupled inverters, and an isolation gate connected between one of the storage nodes and the input of the opposite inverter. The isolation gate may be realized by complementary MOS transistors connected in parallel, and receiving complementary isolation control signals. In read cycles, or in unselected columns during write cycles, the isolation gate is turned off slightly before the word line is energized, and turned on at or after the word line is de-energized. By isolating the input of one inverted from the opposite storage node, the feedback loop of the cross-coupled inverters is broken, reducing the likelihood of a cell stability failure.