SRAM Margin Testing via Independent Voltage Control
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current margin testing of SRAM circuits in integrated circuits is unable to determine whether failures occur due to write, read, or stability margin issues, as it uses the same set of voltages for all operations, making it difficult to identify the specific cause of failure.
Innovation Solution
The method involves independently controlling the wordline, bit, and bitline voltages during different portions of the margin test (write, read, or stability) to determine the transition voltages and identify which margin has failed, allowing for precise determination of write, read, or stability margin failures.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If the same set of voltages is used for all margin test operations (write, read, stability), then the testing process is simple and fast, but the specific cause of failure (write margin, read margin, or stability margin) cannot be identified
Solution Approach 1:
The patent segments the voltage control into independent components for wordline, bitline, and bit voltage. Instead of applying a single voltage set to all operations, the system independently adjusts each voltage parameter during different test phases (write, read, stability), enabling precise identification of which margin is failing while maintaining manageable control through systematic parameter separation.
Solution Approach 2:
The patent implements dynamic voltage adjustment where the voltage parameters are changed based on the specific test operation being performed. The system transitions from static voltage application to dynamic voltage control, adapting the voltage settings in real-time during different margin test portions to determine the transition voltages and identify failure causes.
2Reliability
If independent voltage control for wordline, bit, and bitline is implemented during different test portions, then the specific margin failure can be identified, but the testing complexity and time increase
Solution Approach 1:
The testing process is segmented into distinct portions (write margin test, read margin test, stability margin test), with each portion having specific voltage control requirements. This segmentation allows the system to focus voltage adjustment efforts only where needed for each test phase, improving reliability while managing test time through targeted parameter variation.
Solution Approach 2:
The patent systematically changes voltage parameters (wordline voltage, bit voltage, bitline voltage) according to the specific test portion being executed. By varying these parameters in a controlled manner during different test phases, the system achieves reliable margin identification while optimizing test time through purposeful parameter variation rather than exhaustive testing.
Data Source
AI summary
Integrated circuit for performing test operation of static RAM bit and for measuring the read margin, write margin, and stability margin of SRAM bits with operational circuitry that includes effects of the SRAM array architecture and circuit design. In addition, the integrated circuit has a built-in self-test circuit for measuring the read margin, write margin, and stability margin of SRAM that excludes the effects of SRAM array architecture and circuit design.