SRAM Partition Initialization Circuit Iterative Segmentation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The frequent initialization of large memory blocks in computer systems affects overall system performance due to high power consumption and power noise, as activating all word lines leads to excessive current draw and requires reducing the maximum clock frequency.
Innovation Solution
An initialization circuit and method that progressively increases the number of memory cells connected to the bit line in each iteration, using pass elements and word lines to distribute charge efficiently, reducing voltage requirements and power noise by leveraging already initialized cells to help initialize subsequent cells.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If all word lines are activated to initialize large memory blocks, then initialization is completed, but power consumption and power noise increase excessively
Solution Approach 1:
The memory array is divided into multiple partitions, and initialization is performed iteratively by activating increasing numbers of word lines in each iteration. In the first iteration, only one word line is activated; in subsequent iterations, additional word lines are activated progressively until all partitions are initialized. This segmentation approach reduces peak power consumption compared to activating all word lines simultaneously.
2Productivity
If all word lines are activated to initialize large memory blocks, then initialization is completed, but clock frequency must be reduced
Solution Approach 1:
The initialization process is segmented into multiple iterations where each iteration initializes a subset of partitions. This allows the system to maintain higher clock frequencies throughout the initialization process, as fewer word lines are activated simultaneously compared to the conventional approach of activating all word lines at once, thereby avoiding the need to reduce clock frequency.
3Productivity
If all word lines are activated to initialize large memory blocks, then initialization is completed, but voltage margins increase and local current hotspots occur
Solution Approach 1:
By segmenting the initialization into iterations with progressively increasing word line activation, the patent avoids the simultaneous switching of all word lines. This reduces voltage noise and prevents local current hotspots that would occur if all word lines were activated at once, while still completing the initialization of the entire memory block.
Solution Approach 2:
The patent performs preliminary initialization of memory cells in earlier iterations before activating additional word lines. Already-initialized cells help stabilize the bit line voltage and reduce the current demand on subsequently activated word lines, thereby reducing voltage noise and preventing current hotspots in later iterations.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach reduces power noise and voltage margins, allowing for faster initialization of large memory blocks with lower power consumption and reduced latency, as the voltage across capacitors decreases with each iteration, minimizing local current hotspots.
Implementation Method 1
using pass elements and word lines to distribute charge efficiently, reducing voltage requirements and power noise by leveraging already initialized cells to help initialize subsequent cells
Data Source
AI summary
The disclosure relates to an initialization circuit for initializing memory cells of a memory array including a common bit line. Individual memory cells are coupled to the common bit line of the memory array via at least one pass element of the individual memory cells. The initialization circuit is operable for receiving a set of partition addresses specifying the partitions, i.e. the memory cells to be initialized. The initialization circuit is operable for successively initializing one cell of the partitions to be initialized and iteratively initializing the remaining memory cells of the partitions to be initialized. A number of memory cells initialized simultaneously in one iteration increases from one iteration to another iteration. Initializing a certain memory cell comprises activating the pass element of the cell so that the memory cell is connected to the bit line. Further aspects relate to methods for initializing memory cells and semiconductor circuits.