SRAM Strap Row Substrate Contact via Vertical Tap Layer

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current SRAM technologies face challenges in optimizing the substrate contact structure for strap rows in integrated circuits, which affects the electrical connectivity and area efficiency of SRAM arrays.

Innovation Solution

The proposed solution involves forming a substrate contact structure with a tap layer and substrate contact plug that electrically connects the second polarity wells across the strap row, allowing for a narrower strap row configuration and improved connectivity between SRAM cell rows, utilizing ion implantation and field oxide layers to create a connecting layer and tap layer for efficient electrical connections.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If the substrate contact structure is optimized for strap rows, then electrical connectivity is improved, but the area occupied by the SRAM array increases

Engineering Contradiction:
Improveelectrical connectivityVSAvoidarea occupied by SRAM array
Core Design Contradiction:
ReliabilityVSArea of stationary object

Solution Approach 1:

The patent introduces a multi-layer contact structure with tap layers and contact plugs extending vertically through field oxide layers to reach substrate contacts. This vertical dimensionality allows electrical connections to be established without increasing the horizontal footprint of the strap row, thereby improving connectivity while maintaining area efficiency.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Solution Approach 2:

The patent employs intermediate tap layers and contact structures that mediate between the strap row and the substrate. These intermediate elements provide efficient electrical pathways through the field oxide region, enabling improved connectivity without requiring direct lateral expansion of the strap row area.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Area of stationary object

If the strap row width is reduced to improve area efficiency, then area occupancy decreases, but electrical connectivity between SRAM cell rows deteriorates

Engineering Contradiction:
Improvearea occupancyVSAvoidelectrical connectivity
Core Design Contradiction:
Area of stationary objectVSReliability

Solution Approach 1:

By transitioning from lateral to vertical connections through multi-layer contact structures, the patent enables narrow strap rows to maintain effective electrical connectivity. The contact plugs extend vertically through field oxide to establish connections, allowing the strap row width to be minimized without sacrificing connectivity.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Solution Approach 2:

The contact structure is segmented into multiple functional layers including tap layers, contact plugs, and field oxide regions. This segmentation allows each layer to perform its specific function efficiently, enabling the strap row to be narrowed while maintaining connectivity through the vertically-oriented contact pathway.

Inventive Principle:
Principle #1Segmentation

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This approach reduces the total area occupied by the SRAM array while maintaining effective electrical connections, enhancing the efficiency and density of the integrated circuit design.

Implementation Method 1

utilizing ion implantation and field oxide layers to create a connecting layer and tap layer for efficient electrical connections

Methodology Applied
Scientific EffectIon implantation: Ion Implantation

Data Source

PatentUS20120300537A1SRAM strap row substrate contact
Publication Date: 2012.11.29 TEXAS INSTRUMENTS INC
  • US20120300537A1 patent drawing
  • US20120300537A1 patent drawing
  • US20120300537A1 patent drawing

AI summary

An integrated circuit containing an SRAM array having a strap row. The strap row has a substrate contact structure that includes a substrate contact plug and a tap layer.