SRAM Memory Cell Via Layout for Lower IR Drop and Faster Read
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional memory circuits face challenges in optimizing the configuration of memory cells, bit lines, and word lines for improved performance and spacing, leading to inefficiencies in memory cell access and stability.
Innovation Solution
The implementation of a multi-layer interconnect architecture using metal layers (M1, M2, M3) with optimized via geometries and conductive materials, such as aluminum and copper, to reduce capacitance and resistance, enhancing the Vss node connection and interconnectivity between transistors in SRAM memory cells.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If conventional memory cell configuration is used, then manufacturing simplicity is maintained, but performance and spacing are suboptimal
Solution Approach 1:
The patent transitions from planar 2D memory cell layout to a 3D vertical architecture where bit lines extend through multiple metal layers (M1, M2, M3) and word lines are positioned at different vertical levels. This dimensional change enables improved spacing and reduced interference between adjacent cells while maintaining manufacturing feasibility through standard multi-layer interconnect processes.
Solution Approach 2:
The memory cell is divided into functionally distinct components positioned in different spatial zones: access transistors in the first region, storage inverters in the second region, with bit lines segmented across multiple metal layers. This segmentation allows independent optimization of each component's performance and spacing characteristics.
2Reliability
If multi-layer interconnect architecture is implemented, then capacitance and resistance are reduced, but manufacturing complexity increases
Solution Approach 1:
The multi-layer interconnect structure uses standardized metal layers (M1, M2, M3) and via formations that serve multiple functions: bit line routing, word line routing, and Vss node connections. This multi-functionality leverages existing semiconductor manufacturing capabilities for multi-layer metallization, avoiding the need for specialized process steps while achieving reduced capacitance and resistance through optimized geometry.
3Reliability
If optimized via geometries are used, then IR drop is reduced, but manufacturing precision requirements increase
Solution Approach 1:
The patent optimizes via geometries by changing dimensional parameters such as via diameter, via spacing, and via depth across different metal layers. These parameter changes reduce the equivalent resistance of Vss node connections and minimize IR drop. The optimizations are achieved within standard manufacturing tolerances by adjusting via dimensions rather than requiring ultra-precise alignment or exotic fabrication techniques.
Data Source
AI summary
A memory device including a rectangular shaped via for at least one Vss node connection. In some embodiments, the rectangular shaped via has a length/width of greater than 1.5. The rectangular shaped via may be disposed on the Via0 and/or Via1 layer interfacing a first metal layer (e.g., M1). The memory cell may also include circular/square shaped vias having a length/width of between approximately 0.8 and 1.2. The circular/square shaped vias may be coplanar with the rectangular shaped vias.