SSD Controller Signaling for Adaptive Error Correction and Wear Leveling

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current solid-state drive (SSD) systems face inefficiencies in error correction, garbage collection, data write operations, power distribution, and wear leveling, which affect performance and longevity, particularly due to inadequate control over NAND memory types and block management.

Innovation Solution

The implementation of an extended command and status signal system between the host device and SSD controller allows for dynamic control of error correction, garbage collection, data write operations, power distribution, and wear leveling by adjusting settings based on attributes like latency, data frequency, and power consumption, enabling optimized performance and extended SSD life.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If extensive error correction processing is performed on NAND memory, then data reliability is improved, but processing time increases

Engineering Contradiction:
Improvedata reliabilityVSAvoidprocessing time
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The patent applies partial error correction by performing correction processing only on specific blocks identified as needing correction rather than all blocks. The controller identifies blocks with high error rates and targets them for correction, reducing overall processing time while maintaining data reliability for the most problematic areas.

Inventive Principle:
Principle #16Partial or excessive action

Solution Approach 2:

The system implements feedback mechanisms where the controller monitors error rates and block status in real-time, then dynamically adjusts which blocks require correction and when to perform correction operations. This feedback loop enables the system to balance reliability requirements with processing time constraints by making correction decisions based on actual error conditions.

Inventive Principle:
Principle #23Feedback

2Productivity

If frequent garbage collection is performed, then data write efficiency is improved, but power consumption increases

Engineering Contradiction:
Improvedata write efficiencyVSAvoidpower consumption
Core Design Contradiction:
ProductivityVSUse of energy by moving object

Solution Approach 1:

The patent implements dynamic garbage collection scheduling where the frequency and timing of garbage collection operations are adjusted based on current system conditions including power availability, workload characteristics, and SSD state. This dynamic approach allows the system to optimize write efficiency when power is abundant while reducing power consumption during power-constrained periods.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The system changes operational parameters such as garbage collection threshold values, batch sizes, and scheduling intervals based on power conditions and performance requirements. By dynamically adjusting these parameters, the system balances write efficiency improvements against power consumption increases.

Inventive Principle:
Principle #35Parameter changes

3Duration of action of stationary object

If aggressive wear leveling is applied, then SSD lifespan is extended, but write performance deteriorates

Engineering Contradiction:
ImproveSSD lifespanVSAvoidwrite performance
Core Design Contradiction:
Duration of action of stationary objectVSProductivity

Solution Approach 1:

The patent applies wear leveling selectively to specific blocks and regions based on their actual wear status and usage patterns rather than uniformly across all blocks. High-wear blocks receive more aggressive wear leveling attention, while low-wear blocks maintain normal write performance, creating local optimization that extends lifespan without broadly degrading performance.

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

The system performs preliminary wear assessment and proactive wear leveling on blocks before they reach critical wear thresholds. By identifying and redistributing data from blocks showing early signs of wear, the system extends SSD lifespan preventively while minimizing the impact on write performance through smooth, background operations.

Inventive Principle:
Principle #10Preliminary action

4Adaptability or versatility

If real-time monitoring of SSD state is implemented, then adaptive control is improved, but system complexity increases

Engineering Contradiction:
Improveadaptive controlVSAvoidsystem complexity
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The SSD controller implements self-service monitoring where the controller autonomously tracks its own state including block wear levels, error rates, temperature, and power consumption without requiring external host intervention. This self-monitoring capability enables adaptive control while minimizing the complexity burden on the host system.

Inventive Principle:
Principle #25Self-service

Solution Approach 2:

The monitoring system is designed to serve multiple functions simultaneously: tracking wear for lifespan management, monitoring error rates for reliability, measuring power consumption for energy optimization, and detecting temperature for thermal management. This multi-functional approach reduces overall system complexity by consolidating monitoring tasks into a single integrated system.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS10866733B2Memory system, host device and information processing system for error correction processing
Publication Date: 2020.12.15 KIOXIA CORP
  • US10866733B2 patent drawing
  • US10866733B2 patent drawing
  • US10866733B2 patent drawing

AI summary

According to one embodiment, a memory system includes a nonvolatile memory and a controller which controls the nonvolatile memory. The controller notifies to an outside an extensive signal which indicates a predetermined state of the nonvolatile memory or the controller.