SSD Data Recycling Based on Decode Iteration Latency

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Solid state storage devices experience data decay over time, requiring increased error correction capability, which leads to higher access latency due to enhanced error correction circuitry.

Innovation Solution

The implementation of an iterative data processing system that applies a data decoding algorithm multiple times to correct errors, with a recycle control circuit determining whether to recycle data based on the iteration count and access frequency to maintain data reliability and reduce latency.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If enhanced error correction circuitry is employed to correct additional errors, then data reliability is improved, but access latency increases

Engineering Contradiction:
Improvedata reliabilityVSAvoidaccess latency
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The system performs preliminary error correction by applying decoding algorithms to data before it is stored in the buffer, and proactively recycles data that shows signs of degradation. This preliminary action prevents severe errors from developing, reducing the need for extensive error correction during data access operations.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The error correction process is segmented into multiple iterations of decoding algorithms rather than using a single complex correction circuit. The data is processed through repeated application of decoding algorithms, with each iteration correcting a portion of errors, allowing for more manageable and less latency-intensive error correction.

Inventive Principle:
Principle #1Segmentation

2Reliability

If data is recycled frequently to maintain reliability, then data decay is mitigated, but system complexity increases

Engineering Contradiction:
Improvedata reliabilityVSAvoidsystem complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The system implements feedback mechanisms where the controller monitors data integrity metrics and iteration counts from decoding operations. Based on this feedback, the controller automatically determines when data recycling is necessary, creating a closed-loop system that maintains reliability without requiring complex manual intervention or overly sophisticated control circuitry.

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The buffer and controller work together in a self-service manner where the buffer automatically identifies data candidates for recycling based on access patterns and the controller executes the recycling operation. This self-service approach reduces the need for complex external management systems while maintaining data reliability.

Inventive Principle:
Principle #25Self-service

Data Source

PatentUS9424179B2Systems and methods for latency based data recycling in a solid state memory system
Publication Date: 2016.08.23 SEAGATE TECH LLC
  • US9424179B2 patent drawing
  • US9424179B2 patent drawing
  • US9424179B2 patent drawing

AI summary

Systems and method relating generally to solid state memory, and more particularly to systems and methods for recycling data in a solid state memory. The systems and methods include receiving a data set maintained in a memory device, applying at least one iteration of a data decoding algorithm to the data set by a data decoder circuit to yield a decoded output, counting the number of iterations of the data decoding algorithm applied to the data set to yield an iteration count, and recycling the data set to the memory device. The recycling is triggered based at least in part on the iteration count.