SSD Multi-Zone Error Correction for Flash Endurance Extension

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Next-generation flash memory devices have low native endurance, limiting their applications and impacting solid state drive (SSD) performance, as existing endurance management techniques are inefficient in managing varying error correction needs across different flash memory blocks.

Innovation Solution

Implementing a system that assigns solid state drive blocks into error correction zones with appropriate error correction mechanisms and levels, allowing for dynamic reassignment based on error correction requirements, and managing traffic to direct it to the appropriate zone for extended endurance.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If a single error correction mechanism is applied to all flash memory blocks, then the implementation is simple, but the endurance is limited due to inability to optimize for different block conditions

Engineering Contradiction:
ImproveenduranceVSAvoiderror correction management
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent divides the flash memory into multiple zones (first zone and second zone) with different error correction mechanisms. The first zone uses a first error correction mechanism while the second zone uses a second error correction mechanism, allowing optimized error correction for different block conditions without requiring complex per-block management

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Different error correction mechanisms are applied to different zones based on their specific characteristics. The first zone receives a first error correction mechanism suited for its conditions, while the second zone receives a second error correction mechanism optimized for its conditions, achieving local optimization without system-wide complexity

Inventive Principle:
Principle #3Local quality

2Reliability

If error correction levels are uniformly assigned across all zones, then the management is simplified, but the write amplification increases reducing effective storage capacity

Engineering Contradiction:
Improveerror correction effectivenessVSAvoidwrite amplification
Core Design Contradiction:
ReliabilityVSLoss of substance

Solution Approach 1:

The patent assigns different error correction levels to different zones based on their specific needs. The first zone is assigned a first error correction level while the second zone is assigned a second error correction level, optimizing error correction effectiveness for each zone while minimizing unnecessary redundancy and write amplification

Inventive Principle:
Principle #3Local quality

3Reliability

If traffic is not managed across zones, then the system operation is simpler, but the endurance is reduced due to uneven wear distribution

Engineering Contradiction:
ImproveenduranceVSAvoidtraffic management
Core Design Contradiction:
ReliabilityVSEase of operation

Solution Approach 1:

The patent creates multiple zones with different error correction characteristics and manages traffic by directing writes to appropriate zones based on their endurance characteristics. This segmentation allows for optimized wear distribution across zones while maintaining relatively simple traffic management rules

Inventive Principle:
Principle #1Segmentation

Data Source

PatentUS10691531B2Systems and methods for multi-zone data tiering for endurance extension in solid state drives
Publication Date: 2020.06.23 WESTERN DIGITAL TECHNOLOGIES INC
  • US10691531B2 patent drawing
  • US10691531B2 patent drawing
  • US10691531B2 patent drawing

AI summary

Systems and methods for increasing the endurance of a solid state drive are disclosed. The disclosed systems and methods can assign different levels of error protection to a plurality of blocks of the solid state drive. The disclosed methods can provide a plurality of error correction mechanisms, each having a plurality of corresponding error correction levels and associate a first plurality of blocks of the solid state drive with a first zone and a second plurality of blocks of the solid state drive with a second zone. The disclosed methods can assign a first error correction mechanism and a first corresponding error correction level to the first zone and can assign a second error correction mechanism and a second corresponding error correction level to the second zone.